MAX7319 Maxim, MAX7319 Datasheet - Page 8
![no-image](/images/no-image-200.jpg)
MAX7319
Manufacturer Part Number
MAX7319
Description
The MAX7319 2-wire serial-interfaced peripheral features eight input ports with selectable internal pullups, overvoltage protection to +6V, and transition detection with interrupt output
Manufacturer
Maxim
Datasheet
1.MAX7319.pdf
(16 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MAX7319AEE
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
MAX7319AEE+
Manufacturer:
TI
Quantity:
3 924
Part Number:
MAX7319AEE+C6N
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
MAX7319AEE+T
Manufacturer:
MAXIM
Quantity:
277
A long read sequence (more than 2 bytes) can be used
to poll the expander continuously without the overhead
of resending the slave address. If more than 2 bytes
are read from the expander, the expander repeatedly
returns the input port data followed by the transition
flags. The inputs are repeatedly resampled and the
transition flags repeatedly reset for each pair of bytes
read. All changes that occur during a long read sequence
are detected and reported.
The MAX7319 includes an 8-bit interrupt mask register
that selects which inputs generate an interrupt upon
change. Each input’s transition flag is set when its input
changes, independent of the interrupt mask register
settings. The interrupt mask register allows the proces-
sor to be interrupted for critical events, while the inputs
and the transition flags can be polled periodically to
detect less critical events.
The INT logic ensures that unnecessary interrupts are
not asserted, yet data transitions are detected and
reported regardless of when the transition occurs. The
INT output is not reasserted during a read sequence to
avoid recursive reentry into an interrupt service routine.
If transition occurs during read sequence, the INT
assertion is delayed until the STOP condition, however,
INT is not reasserted upon a STOP condition if the
changed input data is read before the STOP occurs.
I
Maskable Transition Detection
Table 3. MAX7319 Address Map
8
2
PIN CONNECTION
GND
GND
GND
GND
AD2
SDA
SDA
SDA
SDA
_______________________________________________________________________________________
SCL
SCL
SCL
SCL
C Port Expander with Eight Inputs and
V+
V+
V+
V+
GND
GND
GND
GND
AD0
SDA
SDA
SDA
SDA
SCL
SCL
SCL
SCL
V+
V+
V+
V+
A6
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
A5
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
DEVICE ADDRESS
A4
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
A3
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
A2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
A1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
The transition-detection logic incorporates a transition
flag and an interrupt mask bit for each input port. The
eight change flags can be read through the serial inter-
face, and the 8-bit interrupt mask is set through the ser-
ial interface.
Each port’s transition flag is set when that port’s input
changes, and the transition flag remains set even if the
input returns to its original state. The port’s interrupt
mask determines whether a transition on that input port
generates an interrupt. Enable interrupts for high-priori-
ty inputs using the interrupt mask. The interrupt allows
the system to respond quickly to changes on these
inputs. Poll the MAX7319 periodically to monitor less-
important inputs. The transition flags indicate whether a
permanent or transient change has occurred on any
input since the MAX7319 was last accessed.
The MAX7319 operates as a slave that sends and
receives data through an I
uses a serial data line (SDA) and a serial clock line (SCL)
to achieve bidirectional communication between mas-
ter(s) and slave(s). The master initiates all data transfers
to and from the MAX7319 and generates the SCL clock
that synchronizes the data transfer (Figure 1).
A0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
—
—
—
—
I7
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
—
—
—
—
I6
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
40kΩ INPUT PULLUP ENABLED
Transition-Detection Masks
—
—
—
—
I5
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
—
—
—
—
I4
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
2
C interface. The interface
—
—
—
—
I3
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Serial Interface
Serial Addressing
—
—
—
—
I2
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
—
—
—
—
I1
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
—
—
—
—
I0
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y