TDA9886HN/V4,118 NXP Semiconductors, TDA9886HN/V4,118 Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
TDA9886HN/V4,118
Manufacturer Part Number
TDA9886HN/V4,118
Description
IC IF-PLL I2C-BUS DEMOD 32HVQFN
Manufacturer
NXP Semiconductors
Type
Demodulatorr
Datasheet
1.TDA9885HNV5118.pdf
(56 pages)
Specifications of TDA9886HN/V4,118
Applications
TV
Mounting Type
Surface Mount
Package / Case
32-VQFN Exposed Pad, 32-HVQFN, 32-SQFN, 32-DHVQFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
935272382118
NXP Semiconductors
8. Functional description
TDA9885_TDA9886_3
Product data sheet
8.1 VIF amplifier
8.2 Tuner AGC and VIF AGC
Figure 1
functional blocks:
The VIF amplifier consists of three AC-coupled differential stages. Gain control is
performed by emitter degeneration and collector resistor variation. The total gain control
range is typically 66 dB. The differential input impedance is typically 2 k in parallel with
3 pF.
This block adapts the voltage, generated at the VIF-AGC detector, to the internal signal
processing at the VIF amplifier and performs the tuner AGC control current generation.
The onset of the tuner AGC control current generation can be set either via the I
(see
information cannot be stored, related to the device). The presence of a potentiometer is
automatically detected and the I
Furthermore, derived from the AGC detector voltage, a comparator is used to detect if the
corresponding VIF input voltage is higher than 200 V. This information can be read out
via the I
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
VIF amplifier
Tuner AGC and VIF AGC
VIF-AGC detector
Frequency Phase-Locked Loop (FPLL) detector
VCO and divider
AFC and digital acquisition help
Video demodulator and amplifier
Sound carrier trap
SIF amplifier
SIF-AGC detector
Single reference QSS mixer
AM demodulator
FM demodulator and acquisition help
Audio amplifier and mute time constant
Internal voltage stabilizer
I
2
Table
C-bus transceiver and MAD
2
C-bus (bit VIFLEV = 1).
shows the simplified block diagram of the device which comprises the following
12) or optionally by a potentiometer at pin TOP (in case that the I
I
2
C-bus controlled multistandard alignment-free IF-PLL demodulators
Rev. 03 — 16 December 2008
2
C-bus setting is disabled.
TDA9885; TDA9886
© NXP B.V. 2008. All rights reserved.
2
C-bus
2
C-bus
8 of 56