MM74C244N Fairchild Semiconductor, MM74C244N Datasheet

IC BUFF/DVR TRI-ST DUAL 20DIP

MM74C244N

Manufacturer Part Number
MM74C244N
Description
IC BUFF/DVR TRI-ST DUAL 20DIP
Manufacturer
Fairchild Semiconductor
Series
74Cr
Datasheet

Specifications of MM74C244N

Logic Type
Buffer/Line Driver, Non-Inverting
Number Of Elements
2
Number Of Bits Per Element
4
Current - Output High, Low
70mA, 70mA
Voltage - Supply
3 V ~ 15 V
Operating Temperature
-55°C ~ 125°C
Mounting Type
Through Hole
Package / Case
20-DIP (0.300", 7.62mm)
Logic Family
74C
Number Of Channels Per Chip
Octal
Polarity
Non-Inverting
Supply Voltage (max)
15 V
Supply Voltage (min)
3 V
Maximum Operating Temperature
125 C
Mounting Style
Through Hole
High Level Output Current
- 2.2 mA
Low Level Output Current
2.2 mA
Maximum Power Dissipation
700 mW
Minimum Operating Temperature
- 55 C
Number Of Lines (input / Output)
1
Output Type
3-State
Propagation Delay Time
90 ns @ 5 V or 70 ns @ 10 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
74C244
74C244N

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MM74C244N
Manufacturer:
NS
Quantity:
954
Part Number:
MM74C244N
Manufacturer:
NEC
Quantity:
16 807
Part Number:
MM74C244N
Manufacturer:
FAIRCHILD
Quantity:
2 290
© 2002 Fairchild Semiconductor Corporation
MM74C240WM
MM74C240N
MM74C244WM
MM74C244N
MM74C240 • MM74C244
Inverting • Non-Inverting Octal Buffer and
Line Driver with 3-STATE Outputs
General Description
The MM74C240 and MM74C244 octal buffers and line
drivers are monolithic complementary MOS (CMOS) inte-
grated circuits with 3-STATE outputs. These outputs have
been specially designed to drive highly capacitive loads
such as bus-oriented systems. These devices have a fan
out of 6 low power Schottky loads. A high logic level on the
output disable control input G makes the outputs go into
the high impedance state.
Ordering Code:
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Connection Diagrams
Order Number
Package Number
MM74C240
(Top View)
M20B
M20B
N20A
N20A
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
DS005905
Features
Wide supply voltage range (3V to 15V)
High noise immunity (0.45 V
Low power consumption
High capacitive load drive capability
3-STATE outputs
Input protection
TTL compatibility
20-pin dual-in-line package
High speed 25 ns (typ.) @ 10V, 50 pF (MM74C244)
Package Description
MM74C244
(Top View)
CC
October 1987
Revised May 2002
typ)
www.fairchildsemi.com

Related parts for MM74C244N

MM74C244N Summary of contents

Page 1

... Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide MM74C244WM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide MM74C244N N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. ...

Page 2

Logic Diagrams MM74C240 Truth Tables MM74C240 ODA ODB HIGH 0 LOW www.fairchildsemi.com OA ODA ...

Page 3

Absolute Maximum Ratings Voltage at Any Pin 0. Operating Temperature Range Storage Temperature Range Power Dissipation Dual-In-Line Small Outline Operating V Range CC Absolute Maximum V CC Lead Temperature (Soldering, 10 seconds) DC Electrical Characteristics Min/Max limits apply ...

Page 4

AC Electrical Characteristics pF, unless otherwise specified A L Symbol Parameter t , Propagation Delay PD(1) t (Data In to Out) PD(0) MM74C240 MM74C244 Propagation Delay Output 1H 0H Disable to High ...

Page 5

Typical Application Typical Performance Characteristics N-Channel Output Drive MM74C240 Propagation Delay vs. Load Capacitance P-Channel Output Drive MM74C244 Propagation Delay vs. Load Capacitance 5 www.fairchildsemi.com ...

Page 6

AC Test Circuits and Switching Time Waveforms t t pd0, pd1 Note: Delays measured with input ns CMOS to CMOS Note defined as the DC output low voltage when the device is ...

Page 7

Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B 7 www.fairchildsemi.com ...

Page 8

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right ...

Related keywords