TB1311AFG Toshiba, TB1311AFG Datasheet

no-image

TB1311AFG

Manufacturer Part Number
TB1311AFG
Description
Manufacturer
Toshiba
Datasheet

Specifications of TB1311AFG

Function
Programmable audio/video switching and frequency detection
Features
CVBS, S-Video, YCbCr/RGB, SCART or D-pin, auto sync processor, pre-filter, dummy HD/VD output
Operating Voltage
9V, 5V
Package
QFP80 (lead-free)
Audio SW, Video SW, Sync Separation and H/V Frequency Counter IC for TVs
for A/D converters, sync separators, and an H/V format detector for
TV signals.
PCB occupied by LCR filters and to the simplification of designs on
analog interfaces.
functions can be controlled.
Features
Audio SW block
Audio block
Video SW block
Video block
Sync separation block
Others
Preliminary
The TB1311AFG includes audio and video SW blocks, prefilters
The TB1311AFG contributes to a reduction in the proportion of the
The TB1311AFG has an I
Audio (L/R) inputs
Audio (L/R) output: 3 channels
Attenuator
CVBS inputs
Y/C inputs
Component video inputs (co-use as RGB inputs)
SCART inputs
Output: 2 channels
Monitor output
Gain switching: -3 dB / 0 dB / +3 dB
Bandwidth filter: prefilter for ADC; 4.5 to 46 MHz variable
Supports 525/30p/60i/60p, 625/50i/50p, 750/50p/60p, 1125/24p/24sf/25p/30p/50i/60i/50p/60p, 1250/50i,
HD/VD input: 1 channel; positive and negative input acceptable
HD/VD output: positive and negative output selectable
Masking pseudo-sync for the copyguard signal
Line detector for Japanese D-pin
S2, S1, insertion detection for S-pin
Horizontal and vertical frequency counter
Format detection circuit to input signal
No-input detection
Automatic sync process switching mode
Programmable number of audio/video inputs
VGA @60, SVGA@60, XGA@60, SXGA@60, UXGA@60
2
TOSHIBA Bi-CMOS Integrated Circuit Silicon Monolithic
CBUS interface through which various
TB1311AFG
Preliminary
1
Weight: 1.6 g (typ.)
P-QFP80-1420-0.80C
TB1311AFG
2005-12-20

Related parts for TB1311AFG

TB1311AFG Summary of contents

Page 1

... Audio SW, Video SW, Sync Separation and H/V Frequency Counter IC for TVs The TB1311AFG includes audio and video SW blocks, prefilters for A/D converters, sync separators, and an H/V format detector for TV signals. The TB1311AFG contributes to a reduction in the proportion of the PCB occupied by LCR filters and to the simplification of designs on analog interfaces. 2 ...

Page 2

... Block Diagram 1 (Simplified Overview) This IC does not support weak signals, ghost signals or other nonstandard signals. Some functional blocks, circuits, or constants may be omitted or simplified in the block diagram for explanatory purposes. Preliminary 2 TB1311AFG 2005-12-20 ...

Page 3

... Block Diagram 2 (Video Block) Some functional blocks, circuits, or constants may be omitted or simplified in the block diagram for explanatory purposes. Preliminary 3 TB1311AFG 2005-12-20 ...

Page 4

... Block Diagram 3 (Audio Block Some functional blocks, circuits, or constants may be omitted or simplified in the block diagram for explanatory purposes. Preliminary 4 TB1311AFG 2005-12-20 ...

Page 5

... Block Diagram 4 (Other Blocks) This IC does not support weak signals, ghost signals or other nonstandard signals. Some functional blocks, circuits, or constants may be omitted or simplified in the block diagram for explanatory purposes. Preliminary 5 TB1311AFG 2005-12-20 ...

Page 6

... Pin Assignment Preliminary 6 TB1311AFG 2005-12-20 ...

Page 7

... Cb3/B3 IN Input the signal via a capacitor. 73 Cb4/B4 IN Preliminary Interface Circuit 29 2 CBUS Read TB1311AFG Input Signal/Output Signal 11 3.3 V (typ.) 27 5.0 V (typ.) 9.0 V (typ.) Sync tip level: 2.3 V (typ.) Y/CVBS signal amplitude: 1.0 Vp-p (with sync) 2.9 V bias (typ.) Burst signal amplitude: 0.3 Vp-p 11 Sync tip level: 2.3 V (typ.) Bias level: 2 ...

Page 8

... TB1311AFG Input Signal/Output Signal 2.9 V bias (typ.) Cr/R signal amplitude: 0.7 Vp-p (without sync) Burst signal amplitude: 0.3 Vp-p 11 Sync tip level: 2.3 V (typ.) Bias level: 2.9 V (typ.) Cr/R signal amplitude: 0.7 Vp-p (without sync) CVBS signal amplitude: 1.0 Vp-p (with sync Bias level: 4.4 V (typ.) Audio input: 2 ...

Page 9

... Connect a capacitor between this pin and GND. Preliminary Interface Circuit more. 9 TB1311AFG Input Signal/Output Signal Sync tip level: 1.8 V (typ.) or 1.45 V bias (typ AC: - (typ AC (typ.) AC (typ 2005-12-20 ...

Page 10

... Connect a 3.579545 MHz crystal for NTSC demodulation to generate internal clocks SDA SDA pin for I CBUS SCL SCL pin for I CBUS. Preliminary Interface Circuit TB1311AFG Input Signal/Output Signal 1.3 V (typ 2.1 V (typ 1.3 V (typ 2.1 V (typ.) 27 2005-12-20 ...

Page 11

... SIG DET HV-OUT FORMAT DC3 DC2 DC7 DC6 DC11 DC10 FREQ DET V FREQ DET 11 TB1311AFG YCbCr1OUT YCbCr2OUT MON OUT YCbCr1 GAIN CLAMP3 CLAMP2 CLAMP1 FB1 MUTE FB1 OUT AU1 OUT AU3 OUT (0) SYNC LPF2 SYNC LPF1 ...

Page 12

... HD, VD SYNC-in to video-outs becomes bigger. Preliminary Function 011: CVBS4 (pin 38) 101: CVBS6 (pin 61) 111: Cr4 (as CVBS) (pin 71 (1/2 fc for Cb/Cr (bypass) 1: MIX (Y+C) 1: HIGH 1111111: MAX (high) 12 TB1311AFG Preset Value Mute (000) OFF (0) Mute (0000) OFF (0) OFF (0) Mute ...

Page 13

... Not available 1: ON (+30 ns) 1: MUTE 01: FB2 (pin 64) 11: FB4 (pin 70) 0001: AL/AR1 (pins 37/35) 0011: AL/AR3 (pins 54/52) 0101: AL/AR5 (pins 63/62) 0111: AL/AR7 (pins 78/76) 1001: AL/AR9 (pins 48/46) 1011 to 1111: Not available 13 TB1311AFG Preset Value 0 dB (00 (00) Cb/Cr input (0) Cb/Cr input (0) Cb/Cr input (0) Cb/Cr input ...

Page 14

... OFF (Attenuated by AU1(2) ATT) 1111111: MAX 11: HIGH 0001: SY1 (pin 57) 0011: CVBS3 (pin 36) 0101: CVBS5 (pin 41) 0111: Y1 (pin 49) 1001: Y3 (pin 55) 1011: Cr3 (as CVBS) (pin 51) 1: OFF (for “Sync on G”) 14 TB1311AFG Preset Value Fixed (0) MIN 0000000 DC (0) DC (0) DC (0) LOW ...

Page 15

... ON (Dummy HD output at no input) HV-OUT FORMAT (when A-SYNC = ON). No-input detection 1: ON (Dummy VD output at no input) FB2 PIN-L Mode 0 OFF (FB2-OUT) 1 Mode 1 for no-input detection 0 Mode 2 for format detection 1 Not available 15 TB1311AFG Preset Value 50/60 only (0) WIDE (0) Positive (0) SYNC (0) SYNC2-IN (0) OFF (0) OFF ...

Page 16

... Test modes for shipping test. Set all zero. Preliminary Function 1111: 62 counts (2 counts / step) 111: 30 counts (2 counts / step) 1: Reset 1: SYNC1-IN (pin 33 01: 0.80 V 11: 1. TB1311AFG Preset Value 15.625 kHz (00000) 32 counts (0000) 16 counts (000) 1 count (0000) 1 count (0000) Normal (0) ...

Page 17

... Register preset 1: Unknown 1: Unknown 1: Signal detected 1: Signal detected 1: Narrow 1: Negative 1: Negative 0010: 31.25/31.5 kHz 0101: 45/48 kHz 0110: 56.25 kHz 1001 to 1111: Undefined 001 010 101 110 to 111: Undefined 1: Always high 1: A signal detected 17 TB1311AFG 0011: 33.75 kHz 0111: 64/67.5 kHz 011 2005-12-20 ...

Page 18

... Interlace 01: ---- 10: ---- 00: 4:3 01: 4:3 letter box 10: ---- 00: 4:3 01: 4:3 letter box 10: ---- 1: Open (connected) 01001111 less 10011001 less - 2.8607 10 ) [Hz] 11111111: over 85 kHz 11111111: over 85 kHz 1 (0.003 X) [Hz] 18 TB1311AFG 11: High (5 V) 11: Not connected 11: 1125 (1080) 11: Progressive 11: 16:9 11: 16:9 2005-12-20 ...

Page 19

... Y2 (pin 69) Cb2 (pin 67) Y3 (pin 55) Cb3 (pin 53) Y3 (pin 55) Cb3 (pin 53) Y4 (pin 75) Cb4 (pin 73) Y4 (pin 75) Cb4 (pin 73) Cr3 (pin 51) Cr4 (pin 71) Not available 19 TB1311AFG Available Input Cr1/R1 OUT CVBS (Pin 8) (Pin 10) Mute Mute Mute y Mute y Mute Mute y Mute ...

Page 20

... CVBS6 (pin 61) + Cr2 (pin 65) Y1 (pin 49) Y1 (pin 49) + Cb1 (pin 47) Y2 (pin 69) Y2 (pin 69) + Cb2 (pin 67) Y3 (pin 55) Y3 (pin 55) + Cb3 (pin 53) Y4 (pin 75) Y4 (pin 75) + Cb4 (pin 73) Cr3 (pin 51) Cr4 (pin 71) Not available 20 TB1311AFG Available Input CVBS ...

Page 21

... HD-OUT to video signals causing spike noise on video signals. HD/VD input amplitude When a 5 added before the input pin like the following figure, 5.0 Vp-p pulse input is allowed. However, the acceptable minimum amplitude then becomes 2.0 Vp-p. Normal application Preliminary For large-input application 21 TB1311AFG 2005-12-20 ...

Page 22

... Signal Known: The status indicates not No input the current condition but the last detected format. Fig. Signal route when A-SYNC = OFF 22 TB1311AFG HD, VD Outputs The separated sync as input The separated sync as input Dummy HD and VD, of which the frequency depends on the HV-OUT ...

Page 23

... For “Sync on G” signal, HD-OUT is not output during the V-sync period because there is no H-sync during the V-sync period. Preliminary TB1311AFG 2005-12-20 ...

Page 24

... Decide how to use no-input detection after making a thorough evaluation using a prototype TV set. Preliminary Ndet, SIG DET returns 1. N1 Nmax, and when N3 Nreset, SIG DET returns 0. Nmin and N1 Fig. Block diagram for no-input detection 24 TB1311AFG Nmax” is detected Nmax” is detected 2005-12-20 ...

Page 25

... S-pin insertion detection C-IN pins detect the DC level to determine whether the S-pin is inserted or not. Audio gain Audio gain is controlled by AU1(2) ATT. The following figure shows the typical characteristic, where the series-connected resistor is 5 Preliminary Fig. Application of S-pin insertion detection 25 TB1311AFG 2005-12-20 ...

Page 26

... Typical characteristics Fig. Audio total harmonic distortion (input resistance: 5 Preliminary Fig. Typical prefilter frequency characteristics 26 TB1311AFG 2005-12-20 ...

Page 27

... Frequency tolerance: +/- 50 ppm External CW input into crystal oscillator pin Instead of connecting a crystal oscillator possible to input an external CW (Continual Wave) into pin 28 through a capacitor as below. The required specs on the CW are as follows. Input frequency (fundamental): 3.579545 MHz +/- 50 ppm Input amplitude: 1.0Vp-p +/- 0.5Vp-p Preliminary 27 TB1311AFG 2005-12-20 ...

Page 28

... AL6 IN Procedure 1 75 Y4/G4 IN Procedure 1 76 AR7 IN Procedure 1 77 SY2 IN Procedure 1 78 AL7 IN Procedure 1 79 SC2 IN Procedure 2 80 DC12 Procedure 1 28 TB1311AFG Procedure Procedure 1 Procedure 1 Procedure 1 Procedure 1 Procedure 2 Procedure 1 Procedure 1 Procedure 1 Procedure 1 Procedure 1 Procedure 1 Procedure 1 Procedure 1 Procedure 1 Procedure 2 Procedure 1 Procedure 1 Procedure 1 Procedure 2 ...

Page 29

... Bit Transmission SDA SCL Acknowledgement SDA from transmitter SDA from receiver SCL from master S Preliminary 2 CBUS 0/1 SDA must not be changed SDA may be changed TB1311AFG P Stop condition High impedance at bit 9 Low impedance at bit 9 only 9 Clock pulse for acknowledgement 2005-12-20 ...

Page 30

... V 0 OL1 I - SCL t 0.6 HD;STA t 1.3 LOW t 0.6 HIGH t 0.6 SU;STA t 0 HD;DAT t 100 SU;DAT t 0.6 SU;STO t 1.3 BUF 30 TB1311AFG End condition Transmit data 8-bit MSB Typ. Max Unit 1.1 V V/S-Vcc V 0 400 kHz 2005-12-20 ...

Page 31

... Preliminary Symbol 9 V Vcc V CCmax9 5 V Vcc V CCmax5 3.3 V Vcc V CCmax3 (Note opr T stg 2451 1471 Ambient temperature Ta (°C) Figure Curve D 31 TB1311AFG Rating Unit 12.0 V 6.0 6.0 GND 0.3 to Vcc 0.3 V 2.0 Vp-p 2451 mW 19.6 mW 150 C 150 2005-12-20 ...

Page 32

... Pins 45, 47, 49, 51, 53, 55, 65, 67, 69, 71, 73, 75 Pins 30, 31 Pins 31 for freq counter Pins 30 for freq counter Pins 44, 50, 64, 70 Pins 44, 50, 64, 70 Pins 39, 40, 44, 46, 48, 50, 60, 64, 66, 68, 70, 80 Pins 45, 47, 53, 59, 65, 67, 73, 79 Pins 25 32 TB1311AFG Min Typ. Max Unit 8.5 9.0 9.5 4.7 5.0 5 ...

Page 33

... TB1311AFG 2 CBUS data: preset values) Typ. Max Unit 9.5 12.5 mA 125 165 9.4 12.8 Min Typ. Max Unit 3.8 4.1 4.4 0.9 1.2 1.5 3.8 4.1 4.4 1.0 1.3 1.6 3.8 4.1 4.4 1.0 1.3 1.6 3.8 4.1 4.4 1.0 1.3 1.6 1.0 1.3 1.6 3.0 3.3 3.6 1.5 1.8 2.1 1.0 1.3 1.6 3.8 4 ...

Page 34

... Test Conditions Symbol TB1311AFG Min Typ. Max Unit 2.0 2.3 2.6 4.2 4.4 4.6 4.2 4.4 4.6 2.6 2.9 3.2 4.2 4.4 4.6 2.6 2.9 3.2 4.2 4.4 4.6 2.0 2.3 2.6 2.6 2.9 3.2 4.2 4.4 4.6 2.6 2.9 3.2 4.2 4.4 4.6 2.0 2.3 2.6 4.2 4.4 4.6 2.0 2.3 2.6 4.2 4.4 4.6 2.6 2.9 3.2 V 2.0 2.3 2.6 4.2 4.4 4.6 4.2 4.4 4.6 2.6 2.9 3.2 4.2 4.4 4 ...

Page 35

... Vdbias with sync for others. Vdmoni G-3 CVBS-OUT, YCbCr-OUT FILPASS = 0/1, input = 0.2Vp kHz, BANDWIDTH = cnt G+3 G+6 MONITOR OUT Gyvi Yvi-OUT SY-IN to MONITOR-OUT, no input Gycmy into SC-IN, YC MIX = 1 SC-IN to MONITOR-OUT, no input Gycmc into SY-IN, YC MIX = 1 35 TB1311AFG Min Typ Max Unit -1.0 0 1.0 dB -90 -80 0 1.0 2.0 100 kHz 0.02 0.05 % 0.1 ...

Page 36

... Note A fdHmin TdL-3 FILPASS = 1, 1 MHz, Note A TdL0 TdL+3 TdLmax FILPASS = 0, GAIN = 00 TdLcnt 1 MHz, Note A TdLmin TdHmax FILPASS = 0, GAIN = 00 TdHcnt 1 MHz, Note A TdHmin 36 TB1311AFG Min Typ. Max Unit 80 100 MHz 80 100 80 100 14.0 16.5 18.0 9.5 10.5 11.5 MHz 4 ...

Page 37

... Vp-p input point, Note A fgm 0.2 Vp-p input point, Note A Gmute 5 MHz sin wave input, Note A Gcrschs 5 MHz sin wave input, Note A Gcrsins While HD FB-out is output. Gcrsync BANDWIDTH=min, NOTE A 37 TB1311AFG Min Typ. Max Unit 100 190 ...

Page 38

... Separated VD-OUT Tvdwodd When 1250i input Tvdweven Tvdwfi Free-run VD-OUT in interlace mode Free-run VD-OUT in progressive Tvdwfp mode Tvdp Except 1250/50i input, Note D 1250/50i input, H sync-in to VD-out, Tvdp1250 Note D Tvdphv HV OUT = 1, Note A 38 TB1311AFG Min Typ Max Unit ...

Page 39

... HV FREQ2 = 01010, V DMY = 1 fvuxga HV FREQ2 = 01011, V DMY = 1 fv1125p50 HV FREQ2 = 01100, V DMY = 1 fv525p30 HV FREQ2 = 10000, V DMY = 1 fv1125p24 HV FREQ2 = 10001, V DMY = 1 fv1125p25 HV FREQ2 = 10010, V DMY = 1 fv1125p30 HV FREQ2 = 10011, V DMY = 1 fv1125s24 HV FREQ2 = 10100, V DMY = 1 39 TB1311AFG Min Typ. Max Unit 15.564 15.701 31.401 31.401 27.966 33.771 37 ...

Page 40

... Imnsfil211 SIG DET IMPE = 11, Note G Vthns00 SIG DET LVL = 00, Note H Vthns01 SIG DET LVL = 01, Note H Vthns10 SIG DET LVL = 10, Note H Vthns11 SIG DET LVL = 11, Note H VdcthLM Pins 39, 40, 44, 46, 48, 50, 60, 64, 66, 68, 70, 80 VdcthMH VdcthS Pins 45, 47, 53, 59, 65, 67, 73 TB1311AFG Min Typ. Max Unit 0.4 Vp-p 0.6 0.75 0.9 V 1.0 1.2 1.4 V 0.1 ...

Page 41

... Test Circuit Components in test circuits are used only to obtain and confirm the device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure in the application equipment. Preliminary 41 TB1311AFG 2005-12-20 ...

Page 42

... Input video signals driven with low impedance. The application circuits shown in this document are examples provided for reference purposes only. Thorough evaluation is required in the mass production design phase. By furnishing these examples of application circuits, Toshiba does not grant the use of any industrial property rights. Preliminary 42 TB1311AFG 2005-12-20 ...

Page 43

... The application circuits shown in this document are examples provided for reference purposes only. Thorough evaluation is required in the mass production design phase. By furnishing these examples of application circuits, Toshiba does not grant the use of any industrial property rights. Preliminary TB1311AFG D-SUB15 2005-12-20 ...

Page 44

... The TB1311AFG does not support weak signals, ghost signals or other nonstandard signals. Therefore, these signals should be dealt with through the use of another device capable of handling these signals, such as a color-decoder. In these cases, the signal switcher and the video circuits of the TB1311AFG can be used. In some cases, “no-input detection” can be also used for these signals. ...

Page 45

... Package Dimensions P-QFP80-1420-0.80C Weight: 1.6 g (typ.) Preliminary 45 TB1311AFG Unit: mm 2005-12-20 ...

Page 46

... R-type flux (2) Use of Sn-3.0Ag-0.5Cu solder Bath · solder bath temperature 245°C · dipping time 5 seconds · the number of times once · use of R-type flux Preliminary 46 TB1311AFG 2005-12-20 ...

Related keywords