GTLP16616MTDX Fairchild Semiconductor, GTLP16616MTDX Datasheet
GTLP16616MTDX
Specifications of GTLP16616MTDX
Related parts for GTLP16616MTDX
GTLP16616MTDX Summary of contents
Page 1
... GTLP’s reduced output swing ( 1V), reduced input threshold levels and output edge rate control. The edge rate control minimizes bus set- tling time. GTLP is a Fairchild Semiconductor derivative of the Gunning Transceiver logic (GTL) JEDEC standard JESD8-3. ...
Page 2
Pin Descriptions Pin Names Description OEAB A-to-B Output Enable (Active LOW) OEBA B-to-A Output Enable (Active LOW) CEAB A-to-B Clock Enable (Active LOW) CEBA B-to-A Clock Enable (Active LOW) LEAB A-to-B Latch Enable (Transparent HIGH) LEBA B-to-A Latch Enable (Transparent ...
Page 3
Logic Diagram 3 www.fairchildsemi.com ...
Page 4
Absolute Maximum Ratings Supply Voltage ( Input Voltage ( Output Voltage ( Outputs 3-STATE Outputs Active (Note 5) 0. Output Sink Current into A Port Output ...
Page 5
DC Electrical Characteristics Symbol 3.45V, CCQ Ports V 5.25V, CCQ CCQ GND I CCQ 3.45V Ports ...
Page 6
AC Electrical Characteristics Over recommended range of supply voltage and operating free-air temperature for B Port and for A Port Symbol From (Input PLH t PHL t LEAB PLH ...
Page 7
Test Circuits and Timing Waveforms Test Circuit for A Outputs C includes probes and jig capacitance. L Voltage Waveforms Pulse Duration (Vm Voltage Waveforms Propagation Delay and Setup and Hold Times (Vm Voltage Waveforms Enable and Disable Times (A Port) ...
Page 8
Physical Dimensions inches (millimeters) unless otherwise noted 56-Lead Shrink Small Outline Package, JEDEC MO-118 0.300” Wide www.fairchildsemi.com Package Number MS56A 8 ...
Page 9
Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 56-Lead Thin Shrink Small Outline Package, JEDEC MO-153, 6.1mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the ...