74LVCH322244AEC,51 NXP Semiconductors, 74LVCH322244AEC,51 Datasheet - Page 9
![IC BUFF DVR TRI-ST 32BIT 96LFBGA](/photos/7/6/70664/96-lfbga_sot536-1_pkg_sml.jpg)
74LVCH322244AEC,51
Manufacturer Part Number
74LVCH322244AEC,51
Description
IC BUFF DVR TRI-ST 32BIT 96LFBGA
Manufacturer
NXP Semiconductors
Series
74LVCHr
Datasheet
1.74LVCH322244AEC51.pdf
(12 pages)
Specifications of 74LVCH322244AEC,51
Logic Type
Buffer/Line Driver, Non-Inverting
Number Of Elements
8
Number Of Bits Per Element
4
Current - Output High, Low
12mA, 12mA
Voltage - Supply
1.2 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
96-LFBGA
Logic Family
LVC
Number Of Channels Per Chip
32
Polarity
Non-Inverting
Supply Voltage (max)
3.6 V
Supply Voltage (min)
1.2 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
High Level Output Current
- 12 mA
Low Level Output Current
12 mA
Minimum Operating Temperature
- 40 C
Number Of Lines (input / Output)
32 / 32
Output Type
3-State
Propagation Delay Time
11 ns at 1.2 V, 3 ns at 3.3 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
74LVCH322244AEC-T
74LVCH322244AEC-T
935263930518
74LVCH322244AEC-T
935263930518
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
74LVCH322244AEC,51
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
2004 May 25
handbook, full pagewidth
handbook, full pagewidth
32-bit buffer/line driver; with 30
resistors; 5 V input/output tolerant; 3-state
V
V
V
V
V
V
V
t
t
t
M
M
X
X
Y
Y
OL
PLH
PLZ
PHZ
= V
= V
= V
= V
= 1.5 V at V
= 0.5
and V
TEST
/t
/t
/t
OL
OL
OH
OH
PZL
PHL
PZH
+ 0.3 V at V
+ 0.1 V at V
OH
V
0.3 V at V
0.1 V at V
CC
are typical output voltage drop that occur with the output load.
at V
2.7 V or
open
2
GND
CC
CC
CC
CC
CC
< 2.7 V;
V
S1
< 2.7 V;
< 2.7 V.
CC
2.7 V or
2.7 V or
HIGH-to-OFF
OFF-to-HIGH
LOW-to-OFF
OFF-to-LOW
nOE input
output
output
GENERATOR
PULSE
< 2.7 V
2.7 V to 3.6 V
GND
GND
V OH
V CC
V OL
V
V I
Fig.5 3-state enable and disable times.
Fig.6 Load circuitry for switching times.
CC
V I
V M
enabled
outputs
R T
V
2.7 V
t PLZ
t PHZ
CC
D.U.T.
series termination
V CC
V
I
V X
9
V Y
V O
Definitions for test circuit:
R
C
R
Z
o
L
L
T
of the pulse generator.
= load resistor.
= load capacitance including jig and probe capacitance.
= termination resistance should be equal to the output impedance
disabled
50 pF
C L
outputs
t PZL
R L
500
R L
500
t PZH
S1
V M
MNA479
V M
open
GND
2
outputs
enabled
MNA478
V CC
74LVCH322244A
Product specification