M25P40 Numonyx, B.V., M25P40 Datasheet - Page 12

no-image

M25P40

Manufacturer Part Number
M25P40
Description
4 Mbit, low voltage, serial Flash memory with 50 MHz SPI bus interface
Manufacturer
Numonyx, B.V.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M25P40
Manufacturer:
ST
0
Part Number:
M25P40-ALTERAP
Manufacturer:
ST
0
Part Number:
M25P40-AVMN6
Manufacturer:
ST
0
Part Number:
M25P40-NMP6G
Manufacturer:
ST
0
Part Number:
M25P40-VMB3TPB
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
M25P40-VMB6T
Manufacturer:
ST
0
Part Number:
M25P40-VMB6TP
Manufacturer:
ST
Quantity:
20 000
Part Number:
M25P40-VMB6TPB
Manufacturer:
MICROCHIP
Quantity:
1 200
Part Number:
M25P40-VMB6TPB
Manufacturer:
ST
Quantity:
15 600
Part Number:
M25P40-VMB6TPB
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
M25P40-VMC6TGB
Manufacturer:
MICRON
Quantity:
1 001
Part Number:
M25P40-VMC6TPB
Manufacturer:
MITSUBISHI
Quantity:
159
Company:
Part Number:
M25P40-VMN
Quantity:
88
Part Number:
M25P40-VMN3TP
Manufacturer:
MICRON
Quantity:
67
Operating features
4
4.1
4.2
4.3
4.4
12/53
Operating features
Page Programming
To program one data byte, two instructions are required: Write Enable (WREN), which is one
byte, and a Page Program (PP) sequence, which consists of four bytes plus data. This is
followed by the internal Program cycle (of duration t
To spread this overhead, the Page Program (PP) instruction allows up to 256 bytes to be
programmed at a time (changing bits from 1 to 0), provided that they lie in consecutive
addresses on the same page of memory.
For optimized timings, it is recommended to use the Page Program (PP) instruction to
program all consecutive targeted bytes in a single sequence versus using several Page
Program (PP) sequences with each containing only a few bytes (see
Instruction times (device grade 6)
Sector Erase and Bulk Erase
The Page Program (PP) instruction allows bits to be reset from 1 to 0. Before this can be
applied, the bytes of memory need to have been erased to all 1s (FFh). This can be
achieved either a sector at a time, using the Sector Erase (SE) instruction, or throughout the
entire memory, using the Bulk Erase (BE) instruction. This starts an internal Erase cycle (of
duration t
The Erase instruction must be preceded by a Write Enable (WREN) instruction.
Polling during a Write, Program or Erase cycle
A further improvement in the time to Write Status Register (WRSR), Program (PP) or Erase
(SE or BE) can be achieved by not waiting for the worst case delay (t
Write In Progress (WIP) bit is provided in the Status Register so that the application program
can monitor its value, polling it to establish when the previous Write cycle, Program cycle or
Erase cycle is complete.
Active Power, Standby Power and Deep Power-down modes
When Chip Select (S) is Low, the device is selected, and in the Active Power mode.
When Chip Select (S) is High, the device is deselected, but could remain in the Active Power
mode until all internal cycles have completed (Program, Erase, Write Status Register). The
device then goes in to the Standby Power mode. The device consumption drops to I
The Deep Power-down mode is entered when the specific instruction (the Deep Power-
down (DP) instruction) is executed. The device consumption drops further to I
device remains in this mode until another specific instruction (the Release from Deep
Power-down and Read Electronic Signature (RES) instruction) is executed.
All other instructions are ignored while the device is in the Deep Power-down mode. This
can be used as an extra software protection mechanism, when the device is not in active
use, to protect the device from inadvertent Write, Program or Erase instructions.
SE
or t
BE
).
and
Table 16: Instruction times (device grade
PP
).
W
Page Program
, t
PP
, t
SE
CC2
, or t
3)).
. The
BE
M25P40
CC1
(PP),
). The
.

Related parts for M25P40