MPC8248 Freescale Semiconductor, Inc, MPC8248 Datasheet - Page 20

no-image

MPC8248

Manufacturer Part Number
MPC8248
Description
Mpc8248 Powerquicc Ii Integrated Communications Processor
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8248
Manufacturer:
MOTOLOLA
Quantity:
364
Part Number:
MPC8248C
Manufacturer:
MOTOLOLA
Quantity:
591
Part Number:
MPC8248CVRMIBA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8248CVRPIEA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8248CVRTIEA
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MPC8248CVRTIEA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8248CVRTIEA
Manufacturer:
FREESCA
Quantity:
400
Company:
Part Number:
MPC8248CVRTIEA
Quantity:
160
Part Number:
MPC8248CZQMIBA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8248VRMIBA
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MPC8248VRMIBA
Manufacturer:
FREESCALE
Quantity:
996
Part Number:
MPC8248VRMIBA
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MPC8248VRMIBA266/200/66
Manufacturer:
FREESCALE
Quantity:
20 000
AC Electrical Characteristics
Table 12
20
1
2
3
1
Spec Number
Spec Number
Setup
sp31
sp32
sp33
sp34
sp35
Max
sp11
sp12
sp13
sp15
measured at the pin.
measured at the pin.
Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are
Value is for ADD only; other sp32/sp30 signals are not applicable.
To achieve 1 ns of hold time at 66.67/83.33/100 MHZ, a minimum loading of 20 pF is required.
Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are
sp30
sp30
sp30
sp30
sp30
Hold
sp10 AACK/TA/TS/DBG/BG/BR/ARTRY/
sp10 Data bus in normal mode
sp10 Data bus in pipeline mode
sp10 All other pins
Min
lists SIU output characteristics.
TEA
PSDVAL/TEA/TA
ADD/ADD_atr./BADDR/CI/GBL/WT
Data bus
Memory controller signals/ALE
All other signals
The following conditions must be met in order to operate the MPC8272
family devices with 133 MHz bus: single PowerQUICC II Bus mode must
be used (no external master, BCR[EBM] = 0); data bus must be in Pipeline
mode (BRx[DR] = 1); internal arbiter and memory controller must be used.
For expected load of above 40 pF, it is recommended that data and address
buses be configured to low (25 ohm) impedance (SIUMCR[HLBE0] = 1,
SIUMCR[HLBE1] = 1).
3
MPC8272 PowerQUICC II™ Family Hardware Specifications, Rev. 1.5
Characteristic
Characteristic
Table 12. AC Characteristics for SIU Outputs
Table 11. AC Characteristics for SIU Inputs
NOTE: Conditions
MHz
6.5
66
MHz
7
8
6
6
66
6
5
5
5
Maximum Delay
MHz
6.5
6.5
5.5
5.5
83
MHz
6
83
5
4
4
4
Setup
MHz
100
5.5
5.5
5.5
5.5
5.5
MHz
100
3.5
3.5
2.5
3.5
1
MHz
4.5
133
N/A
N/A
MHz
1
4.5
4.5
Value (ns)
133
N/A
N/A
N/A
Value (ns)
1.5
2
MHz
MHz
0.8
66
0.5
0.5
0.5
0.5
66
1
1
1
1
Freescale Semiconductor
Minimum Delay
MHz
MHz
0.8
0.5
0.5
0.5
0.5
83
83
1
1
1
1
Hold
MHz
MHz
100
100
0.8
0.5
0.5
0.5
0.5
1
1
1
1
MHz
MHz
133
N/A
N/A
N/A
133
N/A
N/A
0.5
1
1
1
2

Related parts for MPC8248