UPD78F8056 Renesas Electronics Corporation., UPD78F8056 Datasheet - Page 18
![no-image](/images/manufacturer_photos/0/5/561/renesas_electronics_corporation__sml.jpg)
UPD78F8056
Manufacturer Part Number
UPD78F8056
Description
16-bit Single-chip Microcontroller
Manufacturer
Renesas Electronics Corporation.
Datasheet
1.UPD78F8056.pdf
(25 pages)
(3) DMA CONTROLLER
without via CPU by DMA triggers.
DMA triggers are selectable.
Please refer to user manual of 78K0R/KF3-L (U19459E) for the details.
16
Data can be automatically transferred between SFRs of the peripheral hardware supporting DMA and internal RAM
DMA triggers are selected by setting IFCn3 to IFCn0, bit 3 to 0 of DMA mode control register (DMCn). The following
Remark
IFCn3
0
0
0
0
0
0
1
1
1
1
n: DMA channel number (n=0, 1)
Other than above
IFCn2
0
0
0
1
1
1
0
0
0
0
IFCn1
0
1
1
0
0
1
0
0
1
1
IFCn0
0
0
1
0
1
0
0
1
0
1
Preliminary Product Information U19858EJ1V0PM
INTST1/INTCSI10/INTIIC10 UART1
INTTM00
INTTM01
INTTM04
INTTM05
INTCSI00
INTSR1
INTST3
INTSR3
Setting prohibited
Trigger signal
−
Selection of DMA start source
Disable DMA transfer by interrupt.
(Only software trigger is enabled.)
End of timer array unit 0 channel 0 count or
capture
End of timer array unit 0 channel 1 count or
capture
End of timer array unit 0 channel 4 count or
capture
End of timer array unit 0 channel 5 count or
capture
CSI00 transmission transfer end
CSI10
transmission transfer end
UART1 reception end interrupt
UART3 transmission transfer end interrupt
UART3 reception end interrupt
μPD78F8056, 78F8057, 78F8058
transmission transfer end or
transmission transfer end or
Trigger contents
IIC10