UPD78F8056 Renesas Electronics Corporation., UPD78F8056 Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/5/561/renesas_electronics_corporation__sml.jpg)
UPD78F8056
Manufacturer Part Number
UPD78F8056
Description
16-bit Single-chip Microcontroller
Manufacturer
Renesas Electronics Corporation.
Datasheet
1.UPD78F8056.pdf
(25 pages)
Notes 1. Under development
2. OUTLINE OF FUNCTIONS
Minimum instruction cycle
2.4 GHz RF transceiver Function
Multiplier / Divider
2
System
clock
Item
Internal
memory
Subsystem clock
(Oscillation frequency)
Low Speed internal oscillator
(For WDT)
I/O
Interrupt
Timer
Serial Interface
DMA controller
Power-on-clear circuit
Low-voltage detector
On-chip debug Function
Power supply voltage
Operation temperature
Package
3. The number of PWM outputs varies, depending on the setting.
2. Include External Connection externally on the PCB by users between MCU and RF transceiver.
Refer to 6. CONNECTION BETWEEN MCU AND RF TRANSCEIVER.
Total
CMOS I/O
CMOS Input
CMOS Output
N-ch Open Drain I/O
External
Flash Memory
RAM
Ceramic/Crystal/External
Internal oscillator
Internal
Timer outputs
RTC Output
- 16 Bit Timer : 12 channels ( Unit0: 8 channels, Unit1: 4 channels )
- Watch Dog Timer : 1 channel
- Real Time Counter: 1 channel
2 (PWM outputs: timer array unit 0: 2
1 (512 Hz, 16.384 KHz, or 32.768 KHz (subsystem clock: f
- CSI: 1 channel (dedicated to RF transceiver communication at internal connection)
- CSI/UART/Simplified I
- UART (Tx Only) : 1 channel
- UART (LIN supported) : 1 channel
IEEE802.15.4-2006 specification compatible
(Modulation: O-QPSK Spectrum: DSSS Transmission speed:250 kbps)
- 16 bits x 16 bits = 32 bits (multiplication)
- 32 bits÷32 bits = 32 bits (division)
- Power-on-reset: 1.61±0.09 V
- Power-down-reset: 1.59±0.09 V
Preliminary Product Information U19858EJ1V0PM
μ
PD78F8056
X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK)
64 KB
8 KB
2 to 20 MHz (V
0.05
61
Note 1
μ
1 MHz (TYP.) or 8 MHz (TYP.) or 20 MHz (TYP.)
μ
4 channels (INTP0, INTP4
s (High-speed system clock: f
2
s (Subsystem clock: f
C: 1channel
32.768 KHz (TYP.): V
56-pin QFN (8 x 8) (0.5 mm pitch)
DD
Clock speed : 30 KHz (TYP.)
= 2.7 to 3.6 V), 2 to 5MHz (V
1.91 V to 3.45 V (11 steps)
XT1 (crystal) oscillation
μ
Note 3
Ta = −40 to +85°C
V
PD78F8057
DD
27 channels
, timer array unit 1: 0 )
2 channels
96 KB
= 1.8 to 3.6 V
8 KB
provided
18
12
4
1
1
μPD78F8056, 78F8057, 78F8058
SUB
Note 2
Note 2
Note 2
Note 2
Note 2
DD
= 32.768 KHz operation)
Note 2
Note 1
= 1.8 V to 5.5 V
, INTP5, INTP10)
MX
= 20 MHz operation)
SUB
DD
= 32.768 KHz))
= 1.8 to 3.6 V)
μ
PD78F8058
128 KB
8 KB
Note 1