CYWUSB6934 Cypress Semiconductor Corporation., CYWUSB6934 Datasheet - Page 28

no-image

CYWUSB6934

Manufacturer Part Number
CYWUSB6934
Description
Ls 2.4-ghz Dsss Radio Soc
Manufacturer
Cypress Semiconductor Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CYWUSB6934
Manufacturer:
KODENSHI
Quantity:
10 000
Part Number:
CYWUSB6934-28SEC
Manufacturer:
CY
Quantity:
22 751
Part Number:
CYWUSB6934-48LFC
Manufacturer:
CY
Quantity:
2 902
Part Number:
CYWUSB6934-48LFC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
CYWUSB6934-48LFC
Quantity:
4
Part Number:
CYWUSB6934-48LFXC
Manufacturer:
CY
Quantity:
9 194
Part Number:
CYWUSB6934-48LFXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
CYWUSB6934-48LFXC
Quantity:
10
Part Number:
CYWUSB6934-48LTXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
12.2
Table 12-4. Power Management Timing
Notes:
Document 38-16007 Rev. *I
24. The PD pin must be asserted at power up to ensure proper crystal startup.
25. When X13OUT is enabled.
26. Both the polarity and the drive method of the IRQ pin are programmable. See page 9 for more details. Figure 12-6 illustrates default values for the Configuration
27. A wakeup event is triggered when the PD pin is deasserted. Figure 12-6 illustrates a wakeup event configured to trigger an IRQ pin event via the Wake Enable
28. Measured with CTS ATXN6077A crystal.
t
t
t
t
t
t
t
t
t
t
t
Parameter
PDN_X13
SPI_RDY
PWR_RST
RST
PWR_PD
WAKE
PD
SLEEP
WAKE_INT
STABLE
STABLE2
X 1 3 O U T
R E S E T
X13OUT
register (Reg 0x05, bits 1:0).
register (Reg 0x1C, bit 0=1).
V C C
P D
Power Management Timing
IRQ
PD
Time from PD deassert to X13OUT
Time from oscillator stable to start of SPI transactions
Power On to RESET deasserted
Minimum RESET asserted pulse width
Power On to PD deasserted
PD deassert to clocks running
Minimum PD asserted pulse width
PD assert to low power mode
PD deassert to IRQ
PD deassert to clock stable
IRQ assert (wake interrupt) to clock stable
t
t
P W R _ R S T
P W R _ P D
t
SLEEP
[26]
t
t
P D N _ X 1 3
Description
PD
assert (wake interrupt)
Figure 12-5. Power On Reset/Reset Timing
(The values below are dependent upon oscillator network component selection)
[24]
[25]
Figure 12-6. Sleep / Wake Timing
t
S P I_ R D Y
t
t
WAKE
WAKE_INT
[27]
to within ±10 ppm
to within ±10 ppm
V
Conditions
CC
t
@ 2.7V
STABLE
t
STABLE2
1300
1300
Min.
10
1
1
t
R S T
2000
2000
2000
2100
2100
CYWUSB6932
CYWUSB6934
Typ
50
[28]
Max.
Page 28 of 30
Unit
µs
µs
µs
µs
µs
µs
µs
ns
µs
µs
µs

Related parts for CYWUSB6934