CMX625D5 CML Microcircuits, CMX625D5 Datasheet
CMX625D5
Related parts for CMX625D5
CMX625D5 Summary of contents
Page 1
D/625/1 July 2000 Features SPM and Ringing Voltage Generators Integrated DTMF Decoder/Encoder V.23/Bell 202 FSK/Tone Generator Selectable A-Law/µ-Law PCM Codec IOM-2 Interface Terminal Mode and Non-Terminal Mode (Line Card Mode) 1.1 Brief Description The CMX625 is an integrated telecom tone ...
Page 2
ISDN TA POTS Interface Section 1.1 Brief Description.................................................................................. 1 1.2 Block Diagram ..................................................................................... 3 1.3 Signal List ............................................................................................ 4 1.4 External Components.......................................................................... 6 1.5 General Description............................................................................. 7 1.5.1 IOM ™-2 Serial Bus Interface ................................................. 7 1.5.2 Terminal Mode (TE)................................................................. 8 ...
Page 3
ISDN TA POTS Interface 1.2 Block Diagram 2000 Consumer Microcircuits Limited Figure 1 Block Diagram 3 CMX625 D/625/1 ...
Page 4
ISDN TA POTS Interface 1.3 Signal List CMX625 Signal D5/P4 Pin No. Name FSC 1 DCL TE/NTE 5 SA0 6 SA1 7 SA2 RESET 10 IRQN 11 2000 Consumer Microcircuits Limited Type ...
Page 5
ISDN TA POTS Interface CMX625 Signal D5/P4 Pin No. Name RXP 13 RXN 14 RXO BIAS TONEFSK 17 TXO 18 TXN 19 TXON 20 21 DAC OUT RING 22 SPM ...
Page 6
ISDN TA POTS Interface 1.4 External Components Figure 2 Recommended External Components R1, R3 R6, R7 Resistor ±5%, capacitors ±10% unless otherwise stated. Note: 1. R2, R3, C3 and C4 form the gain components for the Rx ...
Page 7
ISDN TA POTS Interface 1.5 General Description The CMX625 is a telecom tone generator, DTMF tone encoder/decoder and PCM Codec-Filter for ISDN interfaces. The PCM Codec-Filter performs voice digitisation and reconstruction and incorporates encoder bandpass and decoder lowpass filters with ...
Page 8
ISDN TA POTS Interface 1.5.2 Terminal Mode (TE) Terminal mode (TE) frame structure consists of 3 channels of 4 bytes each repeated at 8kHz, i.e. 96 bits in 125 data rate of 768kbps. The Data Clock (DCL) ...
Page 9
ISDN TA POTS Interface The CMX625 cannot initiate MON communication directly in a multi-slave application. Each slave must monitor the MON channel for its unique address in the first byte before processing the following command. Each slave can therefore only ...
Page 10
ISDN TA POTS Interface (v) The ‘Intercommunication Channel’ consists of two 64kbps data channels, labelled IC1 and IC2, and provide additional communications paths between devices other than the layer 1 device (data to and from the layer 1 device is ...
Page 11
ISDN TA POTS Interface Each channel consists of the following 4 bytes: (i) The first two bytes consist of two 64kbps data channels, labelled ‘B1’ and ‘B2’, and transfer B channel data to and from the network. (ii) The third ...
Page 12
ISDN TA POTS Interface The transmitter is able to abort a transmission by holding MX inactive (high) for two or more frames, this will generate an interrupt when the INTERRUPT MASK Register bit 3 is unmasked (logic ‘1’) and bit ...
Page 13
ISDN TA POTS Interface 1.5.5 Monitor Channel Identification Command In order to be able to identify different devices on the IOM-2 bus, an identification command is sent. This allows the software to identify different manufacturer's devices on the bus. The ...
Page 14
ISDN TA POTS Interface IC Channel Bus Reversal (IOM Control Register Bit 4) Normal Reverse In Terminal mode (TE) it may also be necessary to transmit on the Data Downstream (DD) pin and receive on the Data Upstream (DU) pin ...
Page 15
ISDN TA POTS Interface When bit 5 of the MODE Register is set to ‘0’, these blocks generate single or dual tones from the range shown in the tables on the following pages. Bit 6 of the MODE Register is ...
Page 16
ISDN TA POTS Interface Tone Field 2, MODE Register bit 1 and bit 0 = ‘1’ and ‘0’ respectively TX TONES Register Bits 4 ...
Page 17
ISDN TA POTS Interface 1.5.10 SPM Generator This block operates independently and has its own output pin. It can transmit 12kHz or 16kHz and is controlled by bit 4 of the SETUP Register. Bit 7 of the MODE Register is ...
Page 18
ISDN TA POTS Interface 1.5.12 Tx UART This block connects the IOM-2 serial bus interface to the FSK Encoder. The block can be programmed to convert transmit data from 8-bit bytes to asynchronous data characters by adding Start and Stop ...
Page 19
ISDN TA POTS Interface 1.5.13 DTMF Tone Decoder This block is enabled or disabled by bit 5 of the SETUP register. If disabled, bit 4 and 5 of the STATUS Register and bit 0 to bit 3 of the DTMF ...
Page 20
ISDN TA POTS Interface 1.5.14 Register Set Write Only Registers Addr. Register 7 $1 RESET N/A Tx Output Tx Enable $3 SETUP Buffer 0=Disable 0=Disable 1=Enable 1=Enable SPM O/P: Tone/FSK: $4 MODE 0=Disable 0=Disable 1=Enable 1=Enable TX $5 DATA D7 ...
Page 21
ISDN TA POTS Interface 1.5.15 Programming the CMX625 The CMX625 is programmed via the ‘MON1’ (Monitor Channel 1) channel in TE mode and the ‘Monitor’ channel in non-TE mode. The programming sequence consists of 3 consecutive Monitor bytes: the IOM- ...
Page 22
ISDN TA POTS Interface Example 2: Read the CMX625 DTMF RX DATA register, D3-D0=$A. Set IOM-2 address to SA2-SA0 =100 and device select, DS= (DD) (DU) (hex) (DU ...
Page 23
ISDN TA POTS Interface 1.6 Application Notes When using the Tone/FSK bit (bit 6) of the MODE Register, each tone starts from V returns to V before ending: BIAS When switching between tones in the same column (bits 4 - ...
Page 24
ISDN TA POTS Interface On Hook ‘CPE Alert Tones Single Tone (Hz) 375.2 404.3 468 495.8 520.6 548 562.8 578.4 1633 NYNEX (MRAA) - AMR Alert Tones (Single Tone) Group A (Hz) 252.4 268.7 285.3 315.5 330.5 375.2 Single Frequency ...
Page 25
ISDN TA POTS Interface Dual Frequency Call Progress Tones Additive Mixing (Hz) Off 350+440 440+480 480+620 400+425 400+450 425+450 425+480 120+620 150+450 Dual Tone Multi Frequency Generation (Hz) Off 941+1633 697+1209 697+1336 697+1477 770+1209 770+1336 770+1477 852+1209 852+1336 852+1477 941+1336 ...
Page 26
ISDN TA POTS Interface CCITT ‘R1’ Signalling Tones (Hz) 700+900 700+1100 900+1100 700+1300 900+1300 1100+1300 700+1500 900+1500 1100+1500 1300+1500 700+1700 900+1700 1100+1700 1300+1700 1500+1700 CCITT ‘R2’ Signalling Tones Forward mode (Hz) Off 1380+1500 1380+1620 1500+1620 1380+1740 1500+1740 1620+1740 1380+1860 1500+1860 ...
Page 27
ISDN TA POTS Interface 1.7 Performance Specification 1.7.1 Electrical Performance 1.7.1.1 Absolute Maximum Ratings Exceeding these maximum ratings can result in damage to the device. Supply ( Voltage on any pin Current ...
Page 28
ISDN TA POTS Interface 1.7.1.3 Operating Characteristics For the following conditions unless otherwise specified 2.7V at Tamb = 25°C and V DD 0dBm = 775mVrms = 0dBm0. DC Parameters I All Enabled 5. All ...
Page 29
ISDN TA POTS Interface DTMF Decoder Valid input signal levels (each tone of composite signal) Not decode level (either tone of composite signal) Twist = High Tone/Low Tone Frequency Detect Bandwidth Dial Tone Tolerance Noise Tolerance Tone Response time Tone ...
Page 30
ISDN TA POTS Interface Tx Output Buffer Buffer output signal swing; Load greater than 500 Power-Up Timing Device reset to reliable signal at TXO, TXON, RING, SPM or TONEFSK output pins Notes: 6. Referenced to DTMF tone of lower amplitude. ...
Page 31
ISDN TA POTS Interface IOM-2 Bus Timing (See Figure 13 DCL clock period in TE Mode DCL * t DCL DCL clock period in non-TE Mode * DCL clock rise time / fall time R ...
Page 32
... ISDN TA POTS Interface 1.7.2 Packaging Figure 12 24-pin SSOP (D5) Mechanical Outline: Order as part no. CMX625D5 Figure 13 24-pin DIL (P4) Mechanical Outline: Order as part no. CMX625P4 Handling precautions: This product includes input protection, however, precautions should be taken to prevent device damage from electro-static discharge. CML does not assume any responsibility for the use of any circuitry described. No IPR or circuit patent licences are implied ...