AD9500 Analog Devices, AD9500 Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD9500
Manufacturer Part Number
AD9500
Description
Digitally Programmable Delay Generator
Manufacturer
Analog Devices
Datasheet
1.AD9500.pdf
(11 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9500AK
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9500BP
Manufacturer:
AD
Quantity:
5 510
Company:
Part Number:
AD9500BQ
Manufacturer:
AD
Quantity:
5 510
Part Number:
AD9500TQ/883B
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD9500–SPECIFICATIONS
ABSOLUTE MAXIMUM RATINGS
Positive Supply Voltage (+V
Negative Supply Voltage (–V
ECL COMMON to Ground Differential . . . . –2.0 V to +5.0 V
Digital Input Voltage Range . . . . . . . . . . . . . –3.5 V to +5.0 V
Trigger/Reset Input Voltage Range . . . . . . . . . . . . . . .
Trigger/Reset Differential Voltage . . . . . . . . . . . . . . . . . .5.0 V
Minimum R
Digital Output Current (Q and Q) . . . . . . . . . . . . . . . 30 mA
ELECTRICAL CHARACTERISTICS
Parameter
RESOLUTION
ACCURACY
DIGITAL INPUT
RESET/TRIGGER INPUTS
DYNAMIC PERFORMANCE
Differential Linearity
Integral Linearity
Monotonicity
Logic “1” Voltage
Logic “0” Voltage
Logic “1” Current
Logic “0” Current
Digital Input Capacitance
Data Setup Time
Data Hold Time
Latch Pulsewidth (t
TRIGGER Input Voltage Range
RESET Input Voltage Range
Differential Switching Voltage
Input Bias Current
Input Resistance
Input Capacitance
Minimum Input Pulsewidth
Maximum Trigger Rate
Minimum Propagation Delay (t
Minimum Propagation Delay TC
Full-Scale Range TC
Delay Uncertainty (Jitter)
Reset Propagation Delay (t
Reset-to-Trigger Holdoff (t
Trigger-to-Reset Holdoff (t
Minimum Output Pulsewidth
Output Rise Time
Output Fall Time
Delay Coefficient Settling Time (t
Linear Ramp Settling Time (t
t
TPW
, t
RPW
SET
3
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 220
5
4
7
7
LPW
9
)
S
S
) . . . . . . . . . . . . . . . . . . . . . +7 V
RD
6
THO
RHO
) . . . . . . . . . . . . . . . . . . . . –7 V
7
)
LRS
10
)
)
PD
11
12
)
)
DAC
8
1
)
13
Test
Level
I
I
I
VI
VI
VI
VI
VI
V
V
V
IV
IV
IV
I
VI
IV
IV
V
IV
I
V
V
V
I
IV
IV
V
I
I
V
V
2
(Supply Voltages +V
Temp
+25 C
+25 C
+25 C
Full
Full
Full
Full
+25 C
+25 C
+25 C
+25 C
Full
Full
Full
+25 C
Full
+25 C
+25 C
+25 C
+25 C
+25 C
Full
Full
+25 C
+25 C
+25 C
+25 C
+25 C
+25 C
+25 C
+25 C
+25 C
5.0 V
–2–
Min
8
2.0
3.0
5.4
5.4
0.2
2.0
S
= +5.0 V, V
Digital Output Current (
Offset Adjust Current (Sinking) . . . . . . . . . . . . . . . . . . . 4 mA
Operating Temperature Range
Storage Temperature Range . . . . . . . . . . . . –65 C to +150 C
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . .+175 C
Lead Soldering Temperature (10 sec) . . . . . . . . . . . . .+300 C
AD9500BP/BQ . . . . . . . . . . . . . . . . . . . . . –25 C to +85 C
AD9500TE/TQ . . . . . . . . . . . . . . . . . . . . –55 C to +125 C
–25 C to +85 C
AD9500BP/BQ
Guaranteed
Typ
0.4
0.4
–2.5; 4.5
–2.5; 2.0
40
40
4
6.5
2.0
60
6.4
0.5
10
6.4
0
1.5
3.3
29
22
7.5
S
= –5.2 V; C
Max
0.5
1.0
0.8
5
5
5.5
0.75
0.75
300
50
75
7.25
7.4
7.4
2.0
2.0
EXT
= 0 pF; R
Q
R
Min
8
2.0
3.0
5.4
5.4
0.2
2.0
) . . . . . . . . . . . . . . . . . . . . 2 mA
SET
–55 C to +125 C
AD9500TE/TQ
Guaranteed
= 500
Typ
0.4
0.4
–2.5; 4.5
–2.5; 2.0
40
40
4
6.5
2.0
60
6.4
7.5
0.5
10
6.4
0
1.5
3.3
29
22
unless otherwise noted)
Max
0.5
1.0
0.8
5
5
5.5
0.75
0.75
300
50
75
7.25
7.4
7.4
2.0
2.0
REV. D
Units
Bits
LSB
LSB
V
V
pF
ns
ns
ns
V
V
mV
k
pF
ns
MHz
ns
ps/ C
ps/ C
ps
ns
ns
ns
ns
ns
ns
ns
ns
A
A
A
A