AD9889 Analog Devices, AD9889 Datasheet - Page 22

no-image

AD9889

Manufacturer Part Number
AD9889
Description
High Performance HDMI/DVI Transmitter
Manufacturer
Analog Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9889ABBCZ-80
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9889ABBCZRL-80
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9889AXST-165
Manufacturer:
ADI
Quantity:
850
Part Number:
AD9889BBBCZ-80
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9889BBBCZ-80
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9889BBBCZRL-80
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9889BBCPZ-165
Manufacturer:
ADI
Quantity:
500
Part Number:
AD9889BBCPZ-165
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9889BBCPZ-80
Manufacturer:
ADI
Quantity:
850
Part Number:
AD9889BBSTZ-165
Manufacturer:
ADI
Quantity:
535
Part Number:
AD9889BBSTZ-165
Manufacturer:
ADI
Quantity:
745
Part Number:
AD9889BBSTZ-165
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9889BBSTZ-165
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9889BBSTZ-80
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9889BSTZ-165
Manufacturer:
ADI/亚德诺
Quantity:
20 000
www.DataSheet4U.com
D a t a S h e e t
AD9889
Hex
Address
0x0B
0x0C
0x0D
0x0E
0x0F
0x10
0x11
0x12
0x13
4
U
. c o m
Read/Write or Read
Only
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
www.DataSheet4U.com
Bits
[6]
[5]
[4:0]
[5:2]
[1:0]
[4:0]
[5:3]
[2:0]
[5:3]
[2:0]
[5:3]
[2:0]
[5:3]
[2:0]
[5]
[4:2]
[1:0]
[7:0]
Default
Value
*0******
**0*****
****0111
**1111**
******00
***11000
**000***
*****001
**010***
*****011
**100***
*****101
**110***
*****111
**0*****
***000**
******00
00000000
Register Name
MCLK_Pol
Flat_Line
Test bits
I
I
I
SUBPKT0_L_src
SUBPKT0_R_src
SUBPKT1_L_src
SUBPKT1_R_src
SUBPKT2_L_src
SUBPKT2_R_src
SUBPKT3_L_src
SUBPKT3_R_src
CR_bit
a_info
Clk_Acc
Category Code
2
2
2
S enable
S Format
S_bit_width
Rev. 0 | Page 22 of 48
Description
00 = × 128 fs.
01 = × 256 fs.
10 = × 384 fs.
11 = × 512 fs.
Default = 01.
MCLK polarity.
0 = rising edge.
1 = falling edge.
Default = 0.
Flat line.
1 = flat line audio (audio sample not valid).
0 = normal.
Default = 0.
Must be set to 0x7 for proper operation.
I
0001 = I
0010 = I
0100 = I
1000 = I
Default = 1111 for all.
I
00 = standard I
01 = right-justified I
10 = left-justified I
11 = raw IEC60958 mode.
Default = 0.
I
24. Not valid for widths greater than 24.
Registers 0x0E-0x11 should be set based on the
speaker mapping information obtained from EDID
Source of sub packet 0, left channel. Default = 000.
Source of sub packet 0, right channel. Default = 001.
Source of sub packet 1, left channel. Default = 010.
Source of sub packet 1, right channel. Default = 011.
Source of sub packet 2, left channel. Default = 100.
Source of sub packet 2, right channel. Default = 101.
Source of sub packet 3, left channel. Default = 110.
Source of sub packet 3, right channel. Default = 111.
Copyright bit.
0 = copyright.
1 = not copyright protected.
Additional information for channel status bits.
000 = 2 audio channels without pre-emphasis.
100 = 2 audio channels with 50/15 μs pre-emphasis.
010 = reserved.
110 = reserved.
Default = 000.
Clock accuracy.
00 = Level II, normal accuracy ±1000 × 10
01 = Level III, variable pitch shifted clock.
10 = Level I, high accuracy ±50 × 10
11 = reserved.
Default = 00.
Category code for audio infoframe; see IEC 60958.
2
2
2
S enable for the four I
S format.
S bit width. For right justified audio only. Default is
2
2
2
2
S0.
S1.
S2.
S3.
2
S mode.
2
S mode.
2
S mode.
2
S pins (active).
-6
.
www.DataSheet
www.DataSheet
www.DataSheet
www.DataSheet4U
-6
.
4U
4U.com
4U
.com
.com
.com

Related parts for AD9889