MAX106CHC Maxim, MAX106CHC Datasheet - Page 27

no-image

MAX106CHC

Manufacturer Part Number
MAX106CHC
Description
5V / 600Msps / 8-Bit ADC with On-Chip 2.2GHz Bandwidth Track/Hold Amplifier
Manufacturer
Maxim
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MAX106CHC+
Manufacturer:
MAXIM
Quantity:
101
Errors resulting from metastable states may occur when
the analog input voltage (at the time the sample is
taken) falls close to the decision point of any one of the
input comparators. Here, the magnitude of the error
depends on the location of the comparator in the com-
parator network. If it is the comparator for the MSB, the
error will reach full scale. The MAX106’s unique encod-
ing scheme solves this problem by virtually eliminating
these errors.
For a waveform perfectly reconstructed from digital
samples, the theoretical maximum (SNR) is the ratio of
the full-scale analog input (RMS value) to the RMS
quantization error (residual error). The ideal, theoretical
minimum analog-to-digital noise is caused by quantiza-
tion error only and results directly from the ADC’s reso-
lution (N bits):
In reality, there are other noise sources besides quanti-
zation noise: thermal noise, reference noise, clock jitter,
etc. SNR is computed by taking the ratio of the RMS
signal to the RMS noise, which includes all spectral
components minus the fundamental, the first five har-
monics, and the DC offset.
ENOB indicates the global accuracy of an ADC at a
specific input frequency and sampling rate. An ideal
ADC’s error consists of quantization noise only. ENOB
is computed from a curve fit referenced to the theoreti-
cal full-scale range.
Signal-to-noise plus distortion (SINAD) is computed
from the ENOB as follows:
SNR (max) = (6.02 · N + 1.76) dB
SINAD = (6.02 · ENOB) + 1.76
Dynamic Parameter Definitions
______________________________________________________________________________________
2.2GHz Bandwidth Track/Hold Amplifier
Signal-to-Noise Plus Distortion
±5V, 600Msps, 8-Bit ADC with On-Chip
Effective Number of Bits
Bit Error Rates (BERs)
Signal-to-Noise Ratio
Total harmonic distortion (THD) is the ratio of the RMS
sum of the first five harmonics of the input signal to the
fundamental itself. This is expressed as:
where V
V
harmonics.
Spurious-free dynamic range (SFDR) is the ratio,
expressed in decibels, of the RMS amplitude of the fun-
damental (maximum signal component) to the RMS
value of the next-largest spurious component, exclud-
ing DC offset.
The two-tone intermodulation distortion (IMD) is the
ratio, expressed in decibels, of either input tone to the
worst 3rd-order (or higher) intermodulation products.
The input tone levels are at -7dB full scale.
TRANSISTOR COUNT: 20,486
SUBSTRATE CONNECTED TO V
5
are the amplitudes of the 2nd- through 5th-order
THD
1
is the fundamental amplitude, and V
20 log
Spurious-Free Dynamic Range
V
2
2
Intermodulation Distortion
Total Harmonic Distortion
Chip Information
V
3
2
EE
V
4
2
V
5
2
2
/ V
through
1
27

Related parts for MAX106CHC