MAX1295 Maxim, MAX1295 Datasheet - Page 7

no-image

MAX1295

Manufacturer Part Number
MAX1295
Description
265ksps / +3V / 6-/2-Channel / 12-Bit ADCs with +2.5V Reference and Parallel Interface
Manufacturer
Maxim
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MAX1295ACEI+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
MAX1295ACEI+
Manufacturer:
Maxim
Quantity:
50
Part Number:
MAX1295AEEI+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
MAX1295BCEI
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX1295BEEI
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX1295BEEI+
Manufacturer:
Maxim
Quantity:
100
MAX1295
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
1
2
3
4
5
6
7
8
9
PIN
with +2.5V Reference and Parallel Interface
MAX1297
10
11
12
13
14
15
16
17
18
19
20
1
2
3
4
5
6
7
8
9
_______________________________________________________________________________________
265ksps, +3V, 6-/2-Channel, 12-Bit ADCs
REFADJ
NAME
COM
GND
CLK
CH5
CH4
CH3
CH2
CH1
CH0
INT
WR
RD
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
CS
Three-State Digital Output (D9)
Three-State Digital Output (D8)
Three-State Digital I/O Line (D7)
Three-State Digital I/O Line (D6)
Three-State Digital I/O Line (D5)
Three-State Digital I/O Line (D4)
Three-State Digital I/O Line (D3)
Three-State Digital I/O Line (D2)
Three-State Digital I/O Line (D1)
Three-State Digital I/O Line (D0)
INT goes low when the conversion is complete and output data is ready.
Active-Low Read Select. If CS is low, a falling edge on RD will enable the read oper-
ation on the data bus.
Active-Low Write Select. When CS is low in the internal acquisition mode, a rising
edge on WR latches in configuration data and starts an acquisition plus a conver-
sion cycle. When CS is low in external acquisition mode, the first rising edge on WR
ends acquisition and starts a conversion.
Clock Input. In external clock mode, drive CLK with a TTL/CMOS-compatible clock.
In internal clock mode, connect this pin to either V
Active-Low Chip Select. When CS is high, digital outputs (INT, D11–D0) are high
impedance.
Analog Input Channel 5
Analog Input Channel 4
Analog Input Channel 3
Analog Input Channel 2
Analog Input Channel 1
Analog Input Channel 0
Ground Reference for Analog Inputs. Sets zero-code voltage in single-ended mode
and must be stable to ±0.5LSB during conversion.
Analog and Digital Ground
Bandgap Reference Output/Bandgap Reference Buffer Input. Bypass to GND with
a 0.01µF capacitor. When using an external reference, connect REFADJ to V
disable the internal bandgap reference.
FUNCTION
DD
or GND.
Pin Description
DD
to
7

Related parts for MAX1295