PAC80 Lattice Semiconductor Corp., PAC80 Datasheet - Page 10

• Manufacturer Part Number: PAC80
• Description: In-system Programmable Analog Circuit
• Manufacturer: Lattice Semiconductor Corp.

Table 3. JTAG User Configuration Bits
the “A” configuration memory hold the desired “wake up”
filter response.
Table 1. SPI Control Bit Sequence
Table 2. Gain Bit Settings
FreqRange Bit
UES Bits
Cap Bits
A/B Bit
PG1 & PG2 Bits
ESF
Theory of Operation (Continued)
1X (0dB)
2X (6dB)
5X (14dB)
10X (20dB)
bit-7
PG2
Gain Setting
Symbol
bit-6
PG1
bit-5
A/B
Hi/Lo Frequency Range Bit
Initial Configuration Select
User Electronic Signature
Programmable Gain Bits
Electronic Security Fuse
Capacitor Selection Bits
bit-4
CAL
PG2
0
0
1
1
Name
bit-3
X
bit-2
X
bit-1
X
PG1
Depending on the corner frequency, the frequency range bit is automati-
cally set from within PAC-Designer to optimize the transfer function
response of the ispPAC80. Exists for both the A and B user strings. Can be
overridden from within PAC-Designer from the edit symbol dialog.
These are uncommitted E2 bits that can be used to store device information
for future reference. The ispPAC80 contains 21 UES bits. These bits are
accessible from within PAC-Designer by using the Edit Symbol, UES Bits
command. Part of user configuration string A only.
Varying length data words for each of the 7 configuration capacitors of the
ispPAC80. There is a complete set of 70 bits total for each user configura-
tion string, A and B.
With the A/B bit set to “A” (a logic 0), the device will power up in the
configuration stored in user string A. The designations of A or B would have
been determined initially in the design environment using PAC-Designer.
It is also possible to designate the B user string as the initial or “wake up”
configuration, although this is not recommended as it blocks the algorithm
required to do a “blind” verification of the A configuration of a previously
programmed device. This is determined from within PAC-Designer in the
edit symbol dialog.
Contained only in the A configuration string. Can also be modified under
SPI control. Refer to Table 2 for bit setting specifics.
Setting this bit causes all subsequent readouts of the device configuration
to be disabled (JTAG Verify commands). Can be reset by performing a
JTAG user (USRA) bulk erase commands and reprogramming the device.
This feature is used to prevent unauthorized readout of the device’s
configuration.
0
1
0
1
bit-0
X
10
A/B Configuration
Two complete configurations can be stored in the E
memory of the ispPAC80. Selection of either the “A” or
“B” configuration in real time is accomplished with the
device in the SPI interface mode (ENSPI pin = logic high).
An eight-bit string is read into the ispPAC80 in the
following order: four “don’t care” bits followed by a CAL
command bit, the A/B configuration setting and gain bits
PG2 and PG1.
JTAG User Bits
There are a number of user configured E
various aspects of and can all be accessed somewhere
in either the pull-down menus or directly in the schematic
design entry screen of the PAC-Designer software inter-
face to the ispPAC80. See the online help associated
with the ispPAC80 in PAC-Designer for more details of
how to set/program various operation modes. The list of
control E
2
bits available is listed in Table 3.
Specifications ispPAC80
Description
2
bits that control
2