HY29DL163 Hynix Semiconductor, HY29DL163 Datasheet - Page 25

• Manufacturer Part Number: HY29DL163
• Description: (HY29DL162 / HY29DL163) Simultaneous Read/Write Flash Memory
• Manufacturer: Hynix Semiconductor

WRITE OPERATION STATUS
The HY29DL16x provides a number of facilities to
determine the status of a program or erase op-
eration. These are the RY/BY# (Ready/Busy#)
pin and certain bits of a status word which can be
read from the device during the programming and
erase operations. Table 16 summarizes the sta-
tus indications and further detail is provided in the
subsections which follow.
RY/BY# - Ready/Busy#
RY/BY# is an open-drain output pin that indicates
whether a programming or erase Automatic Algo-
rithm is in progress or has completed. A pull-up
resistor to V
BY# is valid after the rising edge of the final WE#
pulse in the corresponding command sequence,
including during the sector erase time-out.
If the output is Low (busy), the device is actively
erasing or programming, including programming
while in the Erase Suspend mode. If the output is
High (ready), the device has completed the op-
eration and is ready to read array data, is in the
standby mode, or at least one bank is in the erase-
suspend read mode.
Table 16. Write and Erase Operation Status Summary
Notes:
1. A valid address within the bank where an Automatic algorithm is in progress is required when reading status information
2. DQ[5] status switches to a ‘1’ when a program or erase operation exceeds the maximum timing limit.
3. A ‘1’ during sector erase indicates that the 50 µs time-out has expired and active erasure is in progress. DQ[3] is not
4. Equivalent to ‘No Toggle’ because data is obtained in this state.
5. Data (DQ[7:0]) = 0xFF immediately after erasure.
6. Programming can be done only in a non-suspended sector (a sector not specified for erasure).
r1.3/June 01
S
N
except RY/BY#. For a programming operation, the address used for the read cycle should be the program address. For
an erase operation, the address used for the read cycle should be any address within a non-protected sector marked for
erasure (any address for the chip erase operation).
applicable to the chip erase operation.
M
E
s u
r o
a r
o
p
m
d
s
e
e
e
l a
n
d
CC
P
P
E
E
R
R
P
P
s
s
e
s u
o r
o r
a r
a r
o r
o r
e
e
is required for proper operation. RY/
t c
a
a
g
g
s
s
p
g
g
d
d
r o
e
e
a r
a r
e
a r
a r
i w
i w
n
n i
c
m
m
m
m
d
o
h t
h t
e
m
m
m
m
p
m
d
O
n i
n i
o r
n i
n i
n i
n i
p
s
p
g
g
e l
g
g
g
e
n
e
r e
e r
o
a r
e t
n i
c
t c
n i
c
n
o
o
t a
s s
s
d
e -
r o
p
p
m
m
e
o i
5
o r
o r
a r
p
p
s
n
e l
e l
g
g
s u
s
e r
e r
e
e t
e t
p
s s
s s
d
d
e
n
6
d
6
e
d
D
D
D
D
D
D
D
Q
Q
Q
a
a
a
a
0
[
1
7 [
7 [
] 7
a t
a t
a t
a t
# ]
# ]
1
N
T
T
T
o
D
D
D
D
DQ[7] - Data# Polling
The Data# Polling bit, DQ[7], indicates to the host
system whether an Automatic Algorithm is in
progress or completed, or whether a bank is in
Erase Suspend mode. Data# Polling is valid after
the rising edge of the final WE# pulse in the pro-
gram or erase command sequence.
While a programming operation is in progress, the
device outputs the complement of the value pro-
grammed to DQ[7]. When the programming op-
eration is complete, the device outputs the value
programmed to DQ[7]. If a program operation is
attempted within a protected sector, Data# Poll-
ing on DQ[7] is active for approximately 1 µs, then
the device returns to reading array data. The host
system must do a read at the program address to
obtain valid programming status information on this
bit.
During an erase operation, Data# Polling produces
a “0” on DQ[7]. When the erase operation is com-
plete, or if the bank enters the Erase Suspend
mode, Data# Polling produces a “1” on DQ[7]. The
host must read at an address within any of the
non-protected sectors designated for erasure to
o
o
D
o
Q
o t
a
a
a
g
g
g
a
a t
a t
a t
[
g
g
g
a t
g
] 6
e l
e l
e l
g
4
4
4
e l
D
D
D
D
D
0
0
0
Q
1 /
1 /
1 /
a
a
a
a
0
[
a t
a t
a t
a t
] 5
2
2
2
D
D
D
D
D
HY29DL162/HY29DL163
N
N
N
Q
1
a
a
a
a
A /
A /
A /
[
a t
3
a t
a t
a t
] 3
D
T
T
D
D
D
o
o
D
Q
N
N
a
g
g
a
a
a
[
A /
A /
a t
g
g
] 2
a t
a t
a t
e l
e l
4
1
R
Y
B /
0
0
0
1
1
1
1
1
Y
#
25