TS87C51RC2 ATMEL Corporation, TS87C51RC2 Datasheet - Page 35

no-image

TS87C51RC2

Manufacturer Part Number
TS87C51RC2
Description
High Performance 8-bit Microcontroller 32 Kbytes Otp
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
TS87C51RC2-LCA
Quantity:
1 171
Part Number:
TS87C51RC2-LCB
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS87C51RC2-LCE
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS87C51RC2-LIB
Manufacturer:
TEMIC
Quantity:
12
Part Number:
TS87C51RC2-LIB
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS87C51RC2-LIE
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS87C51RC2-MCA
Quantity:
6 234
Part Number:
TS87C51RC2-MCA
Manufacturer:
TI
Quantity:
1 000
Part Number:
TS87C51RC2-MCA
Manufacturer:
TI/德州仪器
Quantity:
20 000
Company:
Part Number:
TS87C51RC2-MCB
Quantity:
618
Part Number:
TS87C51RC2-MIB
Manufacturer:
TEMIC
Quantity:
79
Part Number:
TS87C51RC24
Manufacturer:
Maxim
Quantity:
598
Software may examine FE bit after each reception to check for data errors. Once set, only software or a reset can
clear FE bit. Subsequently received frames with valid stop bits cannot clear FE bit. When FE feature is enabled,
RI rises on stop bit instead of the last data bit (See Figure 14. and Figure 15.).
6.6.2. Automatic Address Recognition
The automatic address recognition feature is enabled when the multiprocessor communication feature is enabled
(SM2 bit in SCON register is set).
Implemented in hardware, automatic address recognition enhances the multiprocessor communication feature by
allowing the serial port to examine the address of each incoming command frame. Only when the serial port
recognizes its own address, the receiver sets RI bit in SCON register to generate an interrupt. This ensures that
the CPU is not interrupted by command frames addressed to other devices.
If desired, you may enable the automatic address recognition feature in mode 1. In this configuration, the stop bit
takes the place of the ninth data bit. Bit RI is set only when the received command frame address matches the
device’s address and is terminated by a valid stop bit.
To support automatic address recognition, a device is identified by a given address and a broadcast address.
NOTE: The multiprocessor communication and automatic address recognition features cannot be enabled in mode 0 (i.e. setting SM2 bit in SCON
register in mode 0 has no effect).
Rev. C - 06 March, 2001
SMOD0=X
SMOD0=1
SMOD0=0
SMOD0=1
SMOD0=1
RXD
FE
RI
RXD
FE
RI
RI
Figure 15. UART Timings in Modes 2 and 3
Start
bit
Figure 14. UART Timings in Mode 1
Start
bit
D0
D0
D1
D1
D2
D2
D3
Data byte
D3
Data byte
D4
D4
D5
D5
TS83C51RB2/RC2/RD2
TS87C51RB2/RC2/RD2
D6
D6
D7
TS80C51RA2/RD2
D7
Stop
bit
Ninth
D8
bit
Stop
bit
35

Related parts for TS87C51RC2