CM3202-00 California Micro Devices Corporation, CM3202-00 Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/1/120/california_micro_devices_corporation_sml.jpg)
CM3202-00
Manufacturer Part Number
CM3202-00
Description
Ddr Vddq And Termination Voltage Regulator
Manufacturer
California Micro Devices Corporation
Datasheet
1.CM3202-00.pdf
(10 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CM3202-00DE
Manufacturer:
ALLEGRO
Quantity:
728
Company:
Part Number:
CM3202-00DE
Manufacturer:
CMD
Quantity:
955
Part Number:
CM3202-00DE
Manufacturer:
CMD
Quantity:
20 000
Package Pinout
Pin Descriptions
© 2006 California Micro Devices Corp. All rights reserved.
2
Marking
Note: These drawings are not to scale.
LEAD(s)
EPad
Pin 1
1
2
3
4
5
6
7
8
VTT
VIN
NC
NC
490 N. McCarthy Blvd., Milpitas, CA 95035-5112
(Pins Down View)
1
2
4
3
Top View
ADJSD
VDDQ
NAME
GND
GND
GND
VTT
VIN
NC
NC
8-Lead TDFN Package
8
7
6
5
CM3202-00DE
Not internally connected. For better heat flow, connect to GND (exposed pad).
VTT regulator output pin, which is preset to 50% of V
Not internally connected. For better heat flow, connect to GND (exposed pad).
Ground pin (analog).
Ground pin (power).
This pin is for V
enabled. During Manual/Thermal shutdown, it is tightened to GND. The V
output voltage is set using an external resistor divider connected to ADJSD:
where R1 is the upper resistor and R2 is the ground-side resistor.
In addition, the ADJSD pin functions as a Shutdown pin. When ADJSD voltage is
higher than 2.7V (SHDN_H), the circuit is in Shutdown mode. When ADJSD
voltage is below 1.5V (SHDN_L), both VDDQ and VTT are enabled. A low-leakage
Schottky diode in series with ADJSD pin is recommended to avoid interference with
the voltage adjustment setting.
VDDQ regulator output voltage pin.
connected to GND.
VDDQ
ADJSD
GND
GND
DESCRIPTION
Input supply voltage pin. Bypass with a 220
The backside exposed pad which serves as the package heatsink. Must be
V
DDQ
=
Bottom View
PACKAGE / PINOUT DIAGRAM
1.25V
(Pins Up View)
8
7
5
6
PIN DESCRIPTIONS
DDQ
GND
×
PAD
R1
-------------------- -
●
output voltage adjustment. It is available as long as V
R2
+
R2
Tel: 408.263.3214
1
2
3
4
?
?
?
?
●
μ
Fax: 408.263.7846
8-Lead SOIC Package
F capacitor to GND.
(Pins Down View)
1
2
3
4
CM3202-00SM
Top View
DDQ
.
8
7
6
5
PRELIMINARY
●
www.cmd.com
CM3202
?
?
?
?
DDQ
DDQ
is
08/16/06