S-1167 Seiko Instruments, S-1167 Datasheet - Page 11

• Manufacturer Part Number: S-1167
• Description: HIGH RIPPLE REJECTION AND LOW DROPOUT CMOS VOLTAGE REGULATOR
• Manufacturer: Seiko Instruments

www.datasheet4u.com
Rev.2.3
Technical Terms
1. Low Dropout Voltage Regulator
2. Low Equivalent Series Resistance
3. Output Voltage (V
4. Line Regulation
5. Load Regulation ( ∆ V
6. Dropout Voltage (V
ULTRA LOW CURRENT CONSUMPTION, HIGH RIPPLE REJECTION AND LOW DROPOUT CMOS VOLTAGE REGULATOR
The low dropout voltage regulator is a voltage regulator whose dropout voltage is low due to its built-in low on-
resistance transistor.
A capacitor whose equivalent series resistance (R
series resistance capacitor, such as a ceramic capacitor, for the output-side capacitor (C
is 1.0 Ω or less can be used.
The accuracy of the output voltage is ensured at ±1.0% under the specified conditions of fixed input voltage
output current, and fixed temperature.
*1. Differs depending on the product.
Caution If the above conditions change, the output voltage value may vary and exceed the accuracy range
Indicates the dependency of the output voltage on the input voltage. That is, the values show how much the output
voltage changes due to a change in the input voltage with the output current remaining unchanged.
Indicates the dependency of the output voltage on the output current. That is, the values show how much the output
voltage changes due to a change in the output current with the input voltage remaining unchanged.
Indicates the difference between the input voltage (V
voltage has fallen to 98% of the output voltage value (V
1.0 V, and the output voltage at that point (V
V
drop
_00
= V
IN1
of the output voltage. Refer to the “Electrical Characteristics” and “Typical Characteristics” for
details.
− (V
OUT3




OUT
∆V
drop
∆V
OUT2
× 0.98)
)
IN
)
•
OUT1
)
V
OUT




Seiko Instruments Inc.
OUT3
× 0.98).
ESR
IN1
) is low. The S-1167 Series enables use of a low equivalent
OUT3
), which is the input voltage (V
) after V
IN
was gradually decreased from V
IN
) at the point where the output
L
). A capacitor whose R
S-1167 Series
IN
= V
OUT(S)
*1
, fixed
+
ESR
11