BR24L04F-W Rohm, BR24L04F-W Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/5/571/rohm_sml.jpg)
BR24L04F-W
Manufacturer Part Number
BR24L04F-W
Description
5128 bit electrically erasable PROM
Manufacturer
Rohm
Datasheet
1.BR24L04F-W.pdf
(25 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
BR24L04F-WE2
Manufacturer:
ROHM
Quantity:
2 000
Company:
Part Number:
BR24L04F-WE2
Manufacturer:
ROHM
Quantity:
9 751
Part Number:
BR24L04F-WE2
Manufacturer:
ROHM/罗姆
Quantity:
20 000
Company:
Part Number:
BR24L04F-WF2
Manufacturer:
RohmSemicond
Quantity:
632
Memory ICs
1) Start condition (Recognition of start bit)
2) Stop condition (Recognition of stop bit)
3) Notice about write command
4) Device addressing
5) Write protect (WP)
• All commands are proceeded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH.
• The device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command
• All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is
• In the case that stop condition is not executed in WRITE mode, transferred data will not be written in a memory.
• Following a START condition, the master output the slave address to be accessed.
• The most significant four bits of the slave address are the “device type identifier”, for this device it is fixed as “1010”.
• The next two bit (device address) identify the specified device on the bus.
• The last bit of the stream (R/W - - - READ / WRITE) determines the operation to be performed. When set to “1”, a read
Device operation
until this condition has been met. (See Fig.4 SYNCHRONOUS DATA TIMING)
HIGH. (See Fig.4 SYNCHRONOUS DATA TIMING)
The device address is defined by the state of A1 and A2 input pins. This IC works only when the device address
inputted from SDA pin correspond to the state of A1 and A2 input pins. Using this address scheme, up to four
devices may be connected to the bus. The next bit (PS) is used by the master to select two 256 word page of
memory.
operation is selected ; when set to “0”, a write operation is selected.
When WP pin set to V
When WP pin set to GND (L level), enable to write 512 words (all address).
Either control this pin or connect to GND (or V
R / W set to “0” - - - - - - WRITE (including word address input of Random Read)
R / W set to “1” - - - - - - READ
1010
PS set to “0” - - - - - - 1page (000 to 0FF)
PS set to “1” - - - - - - 2page (100 to 1FF)
A2
CC
(H level), write protect is set for 512 words (all address).
A1
BR24L04-W / BR24L04F-W / BR24L04FJ-W
PS
CC
). It is inhibited from being left unconnected.
R / W
BR24L04FV-W / BR24L04FVM-W
8/25