MC10231FN Motorola, MC10231FN Datasheet

no-image

MC10231FN

Manufacturer Part Number
MC10231FN
Description
High Speed Dual Type D Master-Slave Flip-Flop
Manufacturer
Motorola
Datasheet
High Speed Dual Type D
Master-Slave Flip-Flop
and Reset (R) override Clock (C C ) and Clock Enable (C E ) inputs. Each flip–flop
may be clocked separately by holding the common clock in the low state and
using the enable inputs for the clocking function. If the common clock is to be
used to clock the flip–flop, the Clock Enable inputs must be in the low state. In
this case, the enable inputs perform the function of controlling the common
clock.
clock. A change in the information present at the data (D) input will not affect the
output information at any other time due to master–slave construction.
3/93
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Motorola, Inc. 1996
The MC10231 is a dual master–slave type D flip–flop. Asynchronous Set (S)
The output states of the flip–flop change on the positive transition of the
C = C E + C C . A clock H is a clock
transition from a low to a high state.
CLOCKED TRUTH TABLE
C
H
H
L
D
X
H
L
t Tog = 225 MHz typ
t r , t f = 2.0 ns typ (20%–80%)
P D = 270 mW typ/pkg (No Load)
t pd = 2 ns typ
C E2 11
C C
C E1 6
R2 13
D2 10
S2 12
S1 5
D1 7
R1 4
9
LOGIC DIAGRAM
Q n+1
Q n
H
L
3–202
Q1
Q2
Q2
Q1
N.D. = Not Defined
R
H
H
R–S TRUTH TABLE
L
L
V CC1 = PIN 1
V CC2 = PIN 16
V EE = PIN 8
2
3
15
14
H
H
S
L
L
Q n+1
N.D.
Q n
H
L
REV 5
For PLCC pin assignment, see the Pin Conversion
Tables on page 6–11 of the Motorola MECL Data
Pin assignment is for Dual–in–Line Package.
V CC1
V EE
C E1
Q1
Q1
R1
S1
D1
MC10231
PIN ASSIGNMENT
Book (DL122/D).
2
3
4
5
6
7
8
1
DIP
CERAMIC PACKAGE
PLASTIC PACKAGE
CASE 620–10
CASE 648–08
CASE 775–02
FN SUFFIX
16
15
14
13
12
11
10
L SUFFIX
P SUFFIX
9
PLCC
V CC2
Q2
Q2
R2
S2
C E2
D2
C C

Related parts for MC10231FN

MC10231FN Summary of contents

Page 1

... Motorola, Inc. 1996 CC1 = PIN 1 V CC2 = PIN PIN For PLCC pin assignment, see the Pin Conversion Tables on page 6–11 of the Motorola MECL Data R–S TRUTH TABLE n ...

Page 2

... Vdc –1.650 –1.825 –1.615 –0.910 Vdc –0.910 –1.630 –1.595 Vdc –1.630 –1.595 ns 2.0 3.3 1.6 3.7 2.0 3.3 1.6 3.7 1.3 3.1 1.0 3.6 1.3 3.1 1.0 3.6 ns 2.0 3.3 1.2 3.7 2.0 3.3 1.2 3.7 2.0 3.3 1.2 3.7 2.0 3.3 1.2 3.7 ns 2.0 3.3 1.2 3.7 2.0 3.3 1.2 3.7 2.0 3.3 1.2 3.7 2.0 3.3 1.2 3.7 1.5 ns 0.9 ns 225 200 MHz V IHmax V ILmin MOTOROLA ...

Page 3

... The circuit test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner. MOTOROLA TEST VOLTAGE VALUES (Volts) V IHmax ...

Page 4

... L– 0.010 (0.250) T L– 0.007 (0.180) T L– 0.007 (0.180) T L– MIN MAX 9.78 10.03 9.78 10.03 4.20 4.57 2.29 2.79 0.33 0.48 1.27 BSC 0.66 0.81 0.51 ––– 0.64 ––– 8.89 9.04 8.89 9.04 1.07 1.21 1.07 1.21 1.07 1.42 ––– 0. 7.88 8.38 1.02 ––– MOTOROLA ...

Page 5

... Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “ ...

Related keywords