ISL21007 Intersil Corporation, ISL21007 Datasheet
ISL21007
Available stocks
Related parts for ISL21007
ISL21007 Summary of contents
Page 1
... Data Sheet Precision, Low Noise FGA™ Voltage References The ISL21007 FGA™ voltage references are extremely low power, high precision, and low noise voltage references fabricated on Intersil’s proprietary Floating Gate Analog technology. The ISL21007 features very low noise (4µV for 0.1Hz to 10Hz) and very low operating current (150µ ...
Page 2
... Z25 ISL21007CFB825Z 21007CF Z25 ISL21007DFB825Z 21007DF Z25 NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. *Add “ ...
Page 3
... Do Not Connect; Internal Connection - Must Be Left Floating +3V C1 10µF X79000 20 /CS 19 CLR 18 VCC VREF 14 VSS 13 VOUT LOW NOISE DAC OUTPUT 12 VBUF 11 VFB DESCRIPTION 1 8 GND VIN VOUT GND ISL21007-12 0.001µF FN6326.1 April 12, 2007 ...
Page 4
... IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: T NOTE: 1. θ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details. JA Common Electrical Specifications (ISL21007-12, -25) PARAMETER DESCRIPTION V Input Voltage Range IN ...
Page 5
... Electrical Specifications (ISL21007-25, V PARAMETER DESCRIPTION V Output Voltage OUT ΔV /ΔV Line Regulation OUT IN ΔV /ΔI Load Regulation OUT OUT I Short Circuit Current SC ΔV /ΔT Thermal Hysteresis (Note 3) OUT A NOTES: 2. Over the specified temperature range. Temperature coefficient is measured by the box method whereby the change in V temperature range ...
Page 6
... Typical Performance Curves (ISL21007-12) 0.15 +125°C +25°C 0.10 0.05 0.00 -40°C -0.05 -0.10 -0. SINKING OUTPUT CURRENT (mA) FIGURE 6. LOAD REGULATION OVER TEMPERATURE X: 5µs/DIV Y: 500mV/DIV FIGURE 8. LINE TRANSIENT RESPONSE, NO CAPACITIVE LOAD X: 20µs/DIV Y: 1V/DIV 1.25V (FOR TYP I OUT FIGURE 10. TURN ON TIME ...
Page 7
... Typical Performance Curves (ISL21007-12) GAIN IS x1000, NOISE IS 4µV p-p FIGURE 12. V NOISE, 0.1Hz to 10Hz OUT 7 ISL21007 (R = 100kΩ) (Continued) EXT 0 V (DC - (AC) = 50mV -20 IN P-P -30 -40 -50 -60 -70 -80 10nF LOAD -90 -100 1 10 100 1k 10k FREQUENCY (Hz) FIGURE 14. PSRR vs CAPACITIVE LOADS NO OUTPUT CAPACITANCE X: 50µ ...
Page 8
... Typical Performance Curves (ISL21007-25) 120 UNIT 3 100 80 UNIT 2.5 3.0 3.5 4.0 4.5 V (V) IN FIGURE 15 UNITS 2.50020 UNIT 1 2.50010 2.50000 2.49990 UNIT 3 2.49980 2.49970 2.49960 2.5 3.0 3.5 4.0 V (V) IN FIGURE 17. LINE REGULATION (3 UNITS) 0.60 +125°C 0.40 0.20 0.00 -0.20 +25°C -0.40 -0.60 -0.80 -1. SINKING OUTPUT CURRENT (mA) FIGURE 19 ...
Page 9
... Typical Performance Curves (ISL21007-25) X: 5µs/DIV Y: 500mV/DIV FIGURE 21. LINE TRANSIENT RESPONSE, NO CAPACITIVE LOAD X: 20µs/DIV Y: 1V/DIV 2.5V (FOR TYP I OUT FIGURE 23. TURN ON TIME GAIN IS x1000, NOISE IS 4µV P-P FIGURE 25. V NOISE, 0.1Hz to 10Hz OUT 9 ISL21007 (R = 100kΩ) (Continued) EXT FIGURE 22. LINE TRANSIENT RESPONSE, 0.001µ ...
Page 10
... Load capacitance up to 1000pF can be added but will result in only marginal improvements in output noise and transient response. The output stage of the ISL21007 is not designed to drive heavily benefitting precision, capactive loads, so for load capacitances above 0.001µF the noise reduction network shown in Figure 28 is recommended ...
Page 11
... GND FIGURE 28. HANDLING HIGH LOAD CAPACITANCE Turn-On Time The ISL21007 devices have low supply current and thus the time to bias up internal circuitry to final values will be longer than with higher power references. Normal turn-on time is typically 120µs. This is shown in Figure 10. Circuit design must take this into account when looking at power up delays or sequencing ...
Page 12
... FIGURE 30. 2.5V FULL SCALE LOW-DRIFT, LOW NOISE, 10-BIT ADJUSTABLE VOLTAGE SOURCE 12 ISL21007 V = +5. 200Ω 2N2905 OUT ISL21007 V = 2.50V OUT 0.001µF GND FIGURE 29. PRECISION 2.5V 50mA REFERENCE 0.1µF 10µ OUT ISL21007- 2.50V OUT GND 0.001µ X9119 + SDA EL8178 SCL – 2.5V/50mA V OUT (UNBUFFERED) V ...
Page 13
... FIGURE 31. OUTPUT ADJUSTMENT USING THE TRIM PIN +2.7 to 5.5V 13 ISL21007 10µF 0.1µF V 2.5V ±2. OUT ISL21007-12 TRIM GND V SDA I2C BUS SCL ISL95810 V SS 0.1µF 10µ EL8178 + V OUT – ISL21007-12 GND FIGURE 32. KELVIN SENSED LOAD SENSE OUT LOAD FN6326.1 April 12, 2007 ...
Page 14
... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 14 ISL21007 M8.15 (JEDEC MS-012-AA ISSUE C) 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE ...