ISL43L840 Intersil Corporation, ISL43L840 Datasheet
ISL43L840
Related parts for ISL43L840
ISL43L840 Summary of contents
Page 1
... All digital inputs are 1.8V logic-compatible when using a single +3V supply. The ISL43L840 is a dual multiplexer device that is offered TSSOP and 16 Ld 3x3 QFN packages. Table 1 summarizes the performance of this family. ...
Page 2
... RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020C. ISL43L840 (3X3 QFN ...
Page 3
... Maximum Junction Temperature (Plastic Package 150°C Maximum Storage Temperature Range . . . . . . . . . . . . . -65°C to 150°C Maximum Lead Temperature (Soldering 10s 300°C (Lead Tips Only) Operating Conditions Temperature Range ISL43L840IX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40°C to 85°C Test Conditions +2.7V to +3.3V, GND = 0V, V SUPPLY Unless Otherwise Specified TEST CONDITIONS ...
Page 4
... DYNAMIC CHARACTERISTICS Address Transition Time 1.8V, V TRANS (See Figure 1, Note 10) Break-Before-Make Time 1.8V, V BBM (See Figure 3, Note 10) Charge Injection ISL43L840 Test Conditions +2.7V to +3.3V, GND = 0V, V SUPPLY Unless Otherwise Specified (Continued) TEST CONDITIONS = 35pF 100kHz 32Ω V+, Switch On or Off ...
Page 5
... OUT Q = ∆ OUT L FIGURE 2A. Q MEASUREMENT POINTS V+ LOGIC INPUT 0V SWITCH OUTPUT V OUT 0V t BBM FIGURE 3A. t MEASUREMENT POINTS BBM 5 ISL43L840 t < 5ns r t < 5ns f V+ OUT 90% LOGIC INPUT 0V Repeat test for other switches. C capacitance. FIGURE 1. SWITCHING TIMES V+ OFF ∆V OUT Repeat test for other switches ...
Page 6
... GND R L FIGURE 6. CROSSTALK TEST CIRCUIT Detailed Description The ISL43L840 analog switches offer precise switching capability from a single 1.6V to 3.6V supply with low on- resistance (0.5Ω) and high speed operation (t The device is especially well-suited to portable battery powered equipment thanks to the low operating supply voltage (1.6V), low power consumption (0.2µW), and low leakage currents (60nA max) ...
Page 7
... OPTIONAL PROTECTION DIODE FIGURE 8. OVERVOLTAGE PROTECTION Power-Supply Considerations The ISL43L840 construction is typical of most CMOS analog switches, in that they have two supply pins: V+ and GND. V+ and GND drive the internal CMOS switches and set their analog voltage limits. Unlike switches with a 4V maximum supply voltage, the ISL43L840 4 ...
Page 8
... V (V) COM FIGURE 11. ON RESISTANCE vs SWITCH VOLTAGE 1.6 1.4 1.2 V INH 1 V INL 0.8 0.6 1 1 (V) FIGURE 13. DIGITAL SWITCHING POINT vs SUPPLY VOLTAGE 8 ISL43L840 T = 25°C, Unless Otherwise Specified A 0. 100mA COM 0.6 0.55 0.5 0.45 0.4 0. FIGURE 10. ON RESISTANCE vs SWITCH VOLTAGE 100 100mA COM 50 85°C 0 25°C -50 -40° ...
Page 9
... P-P P-P 0 FREQUENCY (MHz) FIGURE 15. FREQUENCY RESPONSE Die Characteristics SUBSTRATE POTENTIAL (POWERED UP): GND (QFN Paddle Connection: To Ground or Float) TRANSISTOR COUNT: 228 PROCESS: Submicron CMOS 9 ISL43L840 T = 25°C, Unless Otherwise Specified (Continued -10 -20 -30 0 -40 20 -50 40 -60 60 -70 80 -80 100 ...
Page 10
... Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch). 10. Controlling dimension: MILLIMETER. Converted inch dimen- sions are not necessarily exact. (Angles in degrees) 10 ISL43L840 M16.173 16 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE ...
Page 11
... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 11 ISL43L840 L16.3x3 16 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE C ...