ISL6142 Intersil Corporation, ISL6142 Datasheet
ISL6142
Related parts for ISL6142
ISL6142 Summary of contents
Page 1
... Negative Voltage Hot Plug Controller The ISL6142/52 are 14 pin, negative voltage hot plug controllers that allow a board to be safely inserted and removed from a live backplane. Inrush current is limited to a programmable value by controlling the gate voltage of an external N-channel pass transistor. The pass transistor is turned off if the input voltage is less than the Under-Voltage threshold, or greater than the Over- Voltage threshold ...
Page 2
... ISL6142, ISL6152 Block Diagram GND LOGIC SUPPLY R10 FAULT V EE DIS LOGIC INPUT V EE+ CURRENT SENSE IS OUT TO ADC -48V UVLO 1.265V + + REGULATOR REFERENCES - UV 1.255V + + - 1.255V - LOGIC TIMING GATE DRIVE - HARD 210mV ...
Page 3
... Pin Descriptions PWRGD (ISL6142; L Version) Pin 1 - This digital output is an open-drain pull-down device and can be used to directly enable an external module. During start-up the DRAIN and GATE voltages are monitored with two separate comparators. The first comparator looks at the DRAIN pin voltage compared to the internal V reference (1.3V) ...
Page 4
V Pin 7 - This is the most Negative Supply Voltage, such -48V system. Most of the other signals are referenced relative to this pin, even though it may be far away from what is considered ...
Page 5
Absolute Maximum Ratings Supply Voltage ( -0.3V to 100V DD EE DRAIN, PWRGD, PWRGD Voltage . . ...
Page 6
... DRAIN Pin Power Good Threshold (Enable PWRGD/PWRGD Output) Drain Input Bias Current DRAIN Pin Comparator Trip Point (PWRGD/PWRGD Inactive) ISL6142 (PWRGD Pin: L Version) PWRGD Output Low Voltage Output Leakage ISL6152 (PWRGD Pin: H Version) PWRGD Output Low Voltage (PWRGD-DRAIN) PWRGD Output Impedance ...
Page 7
... SENSE High to GATE Low Current Limit to GATE Low Hard Fault to GATE Low (200mV comparator) Typical GATE shutdown based on application ckt. Guaranteed by design. ISL6142 (L Version) DRAIN Low to PWRGD Low (Active) DRAIN High to PWRGD High (Inactive) GATE High to PWRGD Low (Active) ISL6152 (H Version) ...
Page 8
... FIGURE 2A. TYPICAL TEST CIRCUIT 2V 1.255V 0V t PHLOV 13.6V GATE 1V 0V FIGURE 3A GATE TIMING DRAIN 1.3V t PHLDL PWRGD FIGURE 4A. DRAIN TO PWRGD ACTIVE TIMING (ISL6142) ∆ GATE GATE GATE PWRGD FIGURE 5A. GATE TO PWRGD ACTIVE (ISL6142 48V + - 4.99K ...
Page 9
... DRAIN PHLDH PWRGD 1.0V V PWRGD (ISL6152) ∆ GATE GATE 1.4V GATE t PHLF FAULT FIGURE 8. FAULT TO GATE TIMING (ISL6142/52) 210mV SENSE 0V t PHLHF 13.6V GATE V EE FIGURE 10. SENSE TO GATE (HARD FAULT) TIMING V SENSE t R 90% 90% V OUT 10% 10% FIGURE 12. OUTPUT CURRENT RISE AND FALL TIME - ...
Page 10
Typical Performance Curves 4.5 4 3.5 3 2.5 2 1 Supply Voltage (VDD) FIGURE 13. SUPPLY CURRENT VS. SUPPLY VOLTAGE (25 2.75 2.7 2.65 2.6 2.55 2.5 2.45 2.4 2.35 2.3 ...
Page 11
... FIGURE 20. HARD FAULT GATE PULL-DOWN CURRENT VS 1.6 5mA 1.4 1.2 1 0.8 0.6 0.4 1mA 0 100 -40 FIGURE 22. PWRGD (ISL6142) VOL VS TEMPERATURE 6.8 6.7 6.6 6.5 6.4 6.3 6.2 6 100 -40 FIGURE 24. PWRGD (ISL6152) OUTPUT IMPEDANCE VS - Temperature (C) TEMPERATURE - Temperature (C) (1 ma) ...
Page 12
SENSE Pin Voltage (mV) FIGURE 25. IS ERROR VS SENSE PIN VOLTAGE OUT VSENSE = 0V 4.475 4.47 4.465 4.46 4.455 4.45 4.445 4.44 4.435 -40 - Temperature ...
Page 13
... R5: 6.49kΩ (1%) R6: 10kΩ (1%) R7/R8: 400Ω (1%) R9: 4.99KΩ (1%) R10: 5.10KΩ (10%) C1: 150nF (25V) C2: 3.3nF (100V) C3: 1500pF (25V) Q1: IRF530 (100V, 17A, 0.11Ω) Q2: N-Channel logic FET 13 FAULT DIS IS OUT R4 ISL6142 IS- IS Quick Guide to Choosing Component ...
Page 14
The values 549K 6.49K, and R6 = 10K shown in figure 29 set the Under-Voltage threshold at 43V, and the Over-Voltage, turn off threshold to 71V. The Under-Voltage (UV) comparator has a hysteresis of 135mv’s ...
Page 15
... Without them, C2 would pull the gate voltage roughly equal to V (where Cgs is the FET gate-source capacitance) before the ISL6142/52 could power up and actively pull the gate low. Place C1 in parallel with the gate capacitance of Q1; isolate them from C2 by R3. ...
Page 16
... GATE voltage increases to its final value. FIGURE 31. HOT INSERTION INRUSH CURRENT LIMITING, DISABLE PIN TIED TO V Electronic Circuit Breaker/Current Limit The ISL6142/52 allows the user to program both the current limit and the time-out period to protect the system against 16 of the IC, instead excessive supply or fault currents ...
Page 17
Over-Current threshold of 50mV. If the hard fault comparator trip point is exceeded, a hard pull down current (350mA) is enabled to quickly pull down the GATE and momentarily turn off the FET. The fast shutdown ...
Page 18
... UV and OV pins (tied to the short pin ground) are biased. This ensures proper control of the GATE is maintained during power up. This is not a requirement for the ISL6142/52 however the circuit will perform properly if a short pin scheme is implemented (reference Figure 38). Applications: PWRGD/PWRGD The PWRGD/PWRGD outputs are typically used to directly enable a power module, such as a DC/DC converter ...
Page 19
... ENABLE input pin to turn off. A hot plug IC, such as the ISL6142 is often used to gate power to a brick, as well as turn it on. Many bricks have both logic polarities available (Enable high or low input) ...
Page 20
... SW1* D1* Logic Input Q2 -48V IN FIGURE 38. ISL6142/52 OPTIONAL COMPONENTS (SHOWN WITH *) Applications: Layout Considerations For the minimum application, there are 10 resistors, 3 capacitors, one IC and 2 FETs. A sample layout is shown in Figure 39. It assumes the IC is 8-SOIC D2PAK (or similar SMD-220 package). Although GND planes are common with multi-level PCBs, for ...
Page 21
... C1 = 150nF (25V 3.3nF (100V 1500pF (25V IRF530 (100V, 17A, 0.11 N-channel Logic FEFT VDD ISL6142 IS PIN 9 R1 FIGURE 39. ISL6142 SAMPLE LAYOUT (NOT TO SCALE) GATE NFET DRAIN SOURCE GND -48V OUT ...
Page 22
... Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use ...