ISL6265 Intersil Corporation, ISL6265 Datasheet - Page 8

• Manufacturer Part Number: ISL6265
• Description: Multi-Output Controller
• Manufacturer: Intersil Corporation

www.DataSheet4U.com
Electrical Specifications
NOTES:
ISL6265 Gate Driver Timing Diagram
OFFSET FUNCTION
OFS Pin Voltage For Droop Enabling
FB Pin Source Current
OFS Pin Voltage Threshold for VFIX
Mode and No Droop Operation (Note 3)
OFS Pin Voltage Threshold for SVI Mode
and No Droop Operation (Note 3)
OFS Bias (Note 3)
LOGIC INPUTS
ENABLE Low Threshold
ENABLE High Threshold
ENABLE Leakage Current
SVI INTERFACE
PWROK Input Low Threshold
PWROK Input High Threshold (Note 3)
SVC, SVD Input HIGH (VIH)
SVC, SVD Input LOW (VIL)
Schmitt Trigger Input Hysteresis (Note 3)
SVD Low Level Output Voltage
SVC, SVD Leakage (Note 3)
DIFF AMP
Accuracy
3. Limits should be considered typical and are not production tested.
4. Limits established by characterization and are not production tested.
PARAMETER
UGATE
LGATE
PWM
t
FL
8
VCC = PVCC = 5V, V
at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production
tested. (Continued)
1V
t
PDHU
SYMBOL
V
V
V
V
V
IH(3.3V)
IL(3.3V)
I
I
OFS
OFS
OFS
OFS
FB
t
RU
IN
R
I
1.8V < OFS < VCC
Logic input is low
Logic input is high at 3.3V
3mA Sink Current
EN = 0V, SVC, SVD = 0V
EN = 5V, SVC, SVD = 1.8V
VSEN = 0.5V to 1.55V; RTN = 0 ±0.1V
OFS
= 12V, T
OFS
= 10µA
= 240kΩ (OFS pin to GND)
ISL6265
A
= -10°C to +100°C; Parameters with MIN and/or MAX limits are 100% tested
1V
t
PDHL
t
FU
TEST CONDITIONS
t
RL
1.18
1.05
MIN
9.0
2.0
-1
-2
-
-
-
-
-
-
-
-
-
-
-
-
< -100
< -100
TYP
1.35
0.65
0.87
0.68
0.19
1.2
9.9
1.8
4.0
4.0
1.6
0.9
0.1
0
0
-
0.285
MAX
1.22
10.8
0.45
0.9
0.8
1
2
-
-
-
-
-
-
-
-
-
-
May 7, 2008
FN6599.0
UNITS
mV
µA
µA
µA
µA
nA
nA
V
V
V
V
V
V
V
V
V
V
V