ISL6536 Intersil Corporation, ISL6536 Datasheet - Page 4

no-image

ISL6536

Manufacturer Part Number
ISL6536
Description
Four Channel Supervisory IC
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL6536AIBZ
Manufacturer:
INT
Quantity:
20 000
Part Number:
ISL6536IB
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
ISL6536IB-T
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
ISL6536IBZ
Manufacturer:
Intersil
Quantity:
191
Part Number:
ISL6536IBZ
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
ISL6536IBZ-T
Manufacturer:
INTERSIL
Quantity:
20 000
ISL6536 Description and Operation
The ISL6536 is a four channel supervisory IC designed to
monitor multiple voltages greater than 0.7V. This IC is
suitable for both microprocessors or industrial system
applications.
Upon VDD bias power up the PGOOD output is held low
with VDD as low as 0V. Once biased to 2.6V and enabled
the IC continuously monitors from one to four voltages
independently through external resistor dividers comparing
each VMON pin voltage to an internal 0.63V reference.
Once all VMON input voltages rise above 0.63V the PGOOD
(power good) output signal is released and is pulled high via
an external pull resistor to indicate that the power conditions
Typical Performance Curves
0.6
0.5
0.4
0.3
0.2
0.1
LAST EN/VMON INPUT
4/5 EN/VMON INPUTS HIGH
0
PGOOD OUTPUT
FIGURE 2. VDD CURRENT vs. VDD VOLTAGE
2.6
VMON<VMON
VDD BIAS VOLTAGE (V)
VTH
3.0
_L2H
4
3.33
VMON>VMON
FIGURE 1. ISL6536 OPERATIONAL TIMING DIAGRAM
3.66
_L2H
T
FIL
4.0
ISL6536
have been met. The PGOOD output is an open-drain to
allow ORing of the signals and interfacing to a wide range of
logic levels.
Once any VMON input falls below 0.63V the PGOOD output
is pulled low, the VMON inputs are designed to reject fast
transients (30µs).
If less than four voltages are being monitored, connect the
unused VMON pins to VDD.
The PGOOD pin has an internal 20k
making an external pull-up resistor unnecessary.
Figure 1 illustrates the operational timing diagram.
<T
0.645
0.633
0.642
0.636
0.639
0.630
0.627
FIL
FIGURE 3. VMON THRESHOLD vs. VDD VOLTAGE
2.6
3.3
VDD BIAS VOLTAGE (V)
3.5
pull-up to VDD
3.7
3.9

Related parts for ISL6536