AD6641 Analog Devices, AD6641 Datasheet - Page 11

no-image

AD6641

Manufacturer Part Number
AD6641
Description
250 MHz Bandwidth DPD Observation Receiver
Manufacturer
Analog Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD6641BCPZ-500
Manufacturer:
ADI
Quantity:
241
Part Number:
AD6641BCPZ-500
Manufacturer:
AD
Quantity:
30
Part Number:
AD6641BCPZ-500
Manufacturer:
AD
Quantity:
10
Part Number:
AD6641BCPZ-500
Manufacturer:
ADI/亚德诺
Quantity:
20 000
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
Table 8. DDR LVDS Mode Pin Function Descriptions
Pin No.
0
1
2
3
4
5
6
7, 24, 47
8, 23, 48
9
10
11
12
13
14
15
16
17
18, 19, 20, 28, 54
21
22
25
26
27
29
30, 32, 33, 34, 37, 38, 39,
41, 42, 43, 46
31
35
36
Mnemonic
EPAD
PD0−
PD0+
PD1−
PD1+
PD2−
PD2+
DRVDD
DRGND
PD3−
PD3+
PD4−
PD4+
PD5−
PD5+
PDOR−
PDOR+
SP_SDO
DNC
SP_SDFS
SP_SCLK
SDIO
SCLK
CSB
SPI_VDDIO
AVDD
VREF
VIN+
VIN−
NOTES
1. DNC = DO NOT CONNECT. DO NOT CONNECT TO THIS PIN.
2. THE EXPOSED PAD IS THE ONLY ANALOG GROUND
CONNECTION FOR THE CHIP. IT MUST BE CONNECTED TO PCB AGND.
Description
Exposed Pad. The exposed pad is the only ground connection for the chip. The pad must be
connected to PCB AGND.
PD0 Data Output (LSB)—Complement.
PD0 Data Output (LSB)—True.
PD1 Data Output—Complement.
PD1 Data Output—True.
PD2 Data Output—Complement.
PD2 Data Output—True.
1.9 V Digital Output Supply.
Digital Output Ground.
PD3 Data Output—Complement.
PD3 Data Output—True.
PD4 Data Output—Complement.
PD4 Data Output—True.
PD5 Data Output (MSB)—Complement.
PD5 Data Output (MSB)—True.
Overrange Output—Complement.
Overrange Output—True.
SPORT Output.
Do Not Connect. Do not connect to this pin.
SPORT Frame Sync Input (Slave Mode)/Output (Master Mode).
SPORT Clock Input (Slave Mode)/Output (Master Mode).
Serial Port Interface (SPI) Data Input/Output (Serial Port Mode).
Serial Port Interface Clock (Serial Port Mode).
Serial Port Chip Select (Active Low).
1.9 V or 3.3 V SPI I/O Supply.
1.9 V Analog Supply.
Voltage Reference Input/Output. Nominally 0.75 V.
Analog Input—True.
Analog Input—Complement.
DRGND
DRVDD
PD0–
PD0+
PD1–
PD1+
PD2–
PD2+
PD3–
PD3+
PD4–
PD4+
PD5–
PD5+
Figure 8. Pin Configuration for DDR LVDS Mode
10
12
13
14
11
1
2
3
4
5
6
7
8
9
PIN 1
INDICATOR
Rev. 0 | Page 11 of 28
(Not to Scale)
AD6641
TOP VIEW
42
41
40
39
38
37
36
35
34
33
32
31
30
29
AVDD
AVDD
CML
AVDD
AVDD
AVDD
VIN–
VIN+
AVDD
AVDD
AVDD
VREF
AVDD
SPI_VDDIO
AD6641

Related parts for AD6641