MB86941 Fujitsu Microelectronics, Inc., MB86941 Datasheet - Page 13

• Manufacturer Part Number: MB86941
• Description: Peripheral Lsi For Sparclite
• Manufacturer: Fujitsu Microelectronics, Inc.

(Continued)
SYBRK0
SYBRK1
RRDY0
RRDY1
Pin symbol
I/O
I/O
I/O
O
O
Pin no.
32
53
43
44
Synchronous/Break
Detect 0
Synchronous/Break
Detect 1
Receive Ready 0
Receive Ready 1
Pin name
These pins can function as synchronization detect
input, synchronization detect output, or break detect
output pins, depending on the mode setting.
Receive Ready output pin
These pins are “H” level, when serial data received at
the RCVDT0, RCVDT1 pins is converted to parallel
data in the SDTR module and is in readable form.
Then after the received data is read, these pins
becomes “L” level at the end of the read signal.
• External synchronization mode setting:
• Internal synchronization mode:
• Asynchronous mode:
Synchronization signals are input at these pins.
When the RCLK is “H” level and these pins receive
an “H” signal in hunting operation, the data
sampled at the next rise of RCLK is the starting bit
of the receiving data.
These pins are used as the synchronization
character detect output pins. When incoming data
matches the synchronization character register
setting (both characters must match in
bisynchronous mode), an “H” signal is output
here.
Next, the status register is read and this signal
returns to “L” at the end of the read signal.
These pins function as break detect output pins.
Immediately after a framing error, an “H” signal is
output if all receiving data values (one frame
including start bit, parity bit, and stop bit) are “0.”
This “H” signal is cancelled if a “1” data is received
before a reset is applied.
Description
MB86941/942
13