74AUP2G125 NXP Semiconductors, 74AUP2G125 Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
74AUP2G125
Manufacturer Part Number
74AUP2G125
Description
Low-power dual buffer/line driver
Manufacturer
NXP Semiconductors
Datasheet
1.74AUP2G125.pdf
(19 pages)
www.DataSheet4U.com
NXP Semiconductors
Table 8.
Voltages are referenced to GND (ground = 0 V); for test circuit see
[1]
[2]
[3]
[4]
[5]
12. Waveforms
Table 9.
74AUP2G125_2
Product data sheet
Symbol Parameter
C
C
Supply voltage
V
0.8 V to 3.6 V
Fig 6. The data input (nA) to output (nY) propagation delays
CC
L
PD
= 5 pF, 10 pF, 15 pF and 30 pF
All typical values are measured at nominal V
t
t
t
C
P
f
f
C
V
N = number of inputs switching;
pd
en
dis
i
o
(C
D
CC
PD
= input frequency in MHz;
L
= output frequency in MHz;
is the same as t
is the same as t
= output load capacitance in pF;
= C
is the same as t
L
is used to determine the dynamic power dissipation (P
= supply voltage in V;
Measurement points are given in
Logic levels: V
power dissipation
capacitance
PD
V
Dynamic characteristics
Measurement points
CC
2
V
CC
f
o
2
) = sum of the outputs.
PLH
PZH
PHZ
f
i
OL
N + (C
and t
and t
and V
and t
PHL
PZL
PLZ
OH
Output
V
0.5
Conditions
output enabled; f
V
L
M
.
I
.
.
V
V
V
V
V
V
are typical output voltage drop that occur with the output load.
= GND to V
CC
CC
CC
CC
CC
CC
V
CC
V
nY output
CC
= 0.8 V
= 1.1 V to 1.3 V
= 1.4 V to 1.6 V
= 1.65 V to 1.95 V
= 2.3 V to 2.7 V
= 3.0 V to 3.6 V
nA input
2
…continued
Table
f
o
) where:
CC
9.
CC
GND
V
V
.
OH
OL
i
V
= 1 MHz;
I
Rev. 02 — 19 April 2007
Input
V
0.5
M
D
V
in W).
M
V
V
CC
M
[5]
t
PHL
Figure
Min
-
-
-
-
-
-
8.
Typ
25 C
Low-power dual buffer/line driver; 3-state
2.7
2.8
2.9
3.0
3.6
4.2
[1]
V
V
I
CC
mna230
Max
t
PLH
-
-
-
-
-
-
Min
-
-
-
-
-
-
74AUP2G125
40 C to +125 C
(85 C)
Max
-
-
-
-
-
-
t
r
3.0 ns
= t
© NXP B.V. 2007. All rights reserved.
f
(125 C)
Max
-
-
-
-
-
-
11 of 19
Unit
pF
pF
pF
pF
pF
pF