MSE9S08QG8 Motorola, MSE9S08QG8 Datasheet

no-image

MSE9S08QG8

Manufacturer Part Number
MSE9S08QG8
Description
Mask Set Errata
Manufacturer
Motorola
Datasheet
www.DataSheet4U.com
Freescale Semiconductor
Mask Set Errata
Mask Set Errata for Mask 3M77B
Introduction
This mask set errata applies to the mask 3M77B for these products:
MCU Device Mask Set Identification
The mask set is identified by a 5-character code consisting of a version number, a letter, two numerical
digits, and a letter, for example 3M77B. All standard devices are marked with a mask set number and a
date code.
Possible High Current in Stop Mode If KBI/IRQ Enabled
Description
In stop mode, with the IRQ or KBI pin functions enabled but the IRQ/KBI interrupt disabled, a toggle on the
IRQ/KBI pin will turn on the voltage regulator and oscillator, causing the clocks to run. This results in
higher stop I
generated. This higher current condition can also happen if the flag is set at time of stop entry.
© Freescale Semiconductor, Inc., 2006, 2007. All rights reserved.
MC9S08QG8
MC9S08QG4
DD
. In this condition, the CPU is halted (as if in wait mode) and the chip level interrupt is not
MSE9S08QG8_3M77B
Rev. 2, 5/2007
SE96B-IRQ_KBI

Related parts for MSE9S08QG8

MSE9S08QG8 Summary of contents

Page 1

... In this condition, the CPU is halted ( wait mode) and the chip level interrupt is not DD generated. This higher current condition can also happen if the flag is set at time of stop entry. © Freescale Semiconductor, Inc., 2006, 2007. All rights reserved. MSE9S08QG8_3M77B Rev. 2, 5/2007 SE96B-IRQ_KBI ...

Page 2

Workaround This problem applies to the non-interrupt functions that are shared with IRQ and KBI functions. Because interrupts from IRQ or KBI are disabled, these pins are not used to wake up the MCU from stop. To prevent signals on ...

Page 3

The only new instructions compared to the normal routine for flash commands are the first three instructions, which take three bytes of code space and five bus cycles. These instructions may be located anywhere in memory, including in the protected ...

Page 4

Therefore, the total period of the PWM signal is two times the value in TPMMODH:TPMMODL. The value on each TPM timer output pin is controlled by ...

Page 5

Case 1: Center-Aligned PWM Channel Value (TPMxCnVH:TPMxCnVL) = Modulo Value (TPMxMODH:TPMxMODL) Description This should produce 100% duty cycle where the TPM output pin remains at the active level continuously. Instead, the output remains at the inactive level, which corresponds to ...

Page 6

With common HCS08 bus frequencies, practical PWM frequencies, and reasonable resolution requirements, there is enough speed and flexibility in the TPM system so this workaround should work well with all except the most unusual application systems. Another workaround would be ...

Page 7

Case 5: Center-Aligned PWM TPMxCnVH:TPMxCnVL Changed from 0x0000 to a Non-Zero Value Description This case occurs only while the counter is counting down (first half of the center-aligned PWM period) and then TPMxCnVH:TPMxCnVL is changed back to 0x0000 during the ...

Page 8

Turn clocks back on by writing to CLKS[1:0] Unexpected Operation: The prescaler divider flip-flops begin counting from the prior value rather than starting from zero. This can result in the counter detecting the first clock edge after restarting, either ...

Related keywords