DS90C383 National Semiconductor, DS90C383 Datasheet - Page 5

no-image

DS90C383

Manufacturer Part Number
DS90C383
Description
+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz/ +3.3V LVDS Receiver 24-Bit Flat Panel Display (FPD) Link-65 MHz
Manufacturer
National Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS90C383AMTD
Manufacturer:
NS
Quantity:
339
Part Number:
DS90C383AMTD
Manufacturer:
NS
Quantity:
1 000
Part Number:
DS90C383AMTD
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
DS90C383AMTD
Quantity:
14
Part Number:
DS90C383AMTDX
Manufacturer:
Panasonic
Quantity:
880
Part Number:
DS90C383AMTDX
Manufacturer:
NS
Quantity:
1 000
Part Number:
DS90C383AMTDX
Manufacturer:
NS
Quantity:
431
Part Number:
DS90C383AMTDX
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
DS90C383AMTDX/NOPB
Manufacturer:
CL
Quantity:
6 220
Part Number:
DS90C383AMTDX/NOPB
Manufacturer:
NS/TI
Quantity:
70
Part Number:
DS90C383BMT
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
DS90C383BMTX
Manufacturer:
NS
Quantity:
1 000
Part Number:
DS90C383BMTX
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
DS90C383BMTX/NOPB
Manufacturer:
NS/TI
Quantity:
180
CLHT
CHLT
RSPos0
RSPos1
RSPos2
RSPos3
RSPos4
RSPos5
RSPos6
RSKM
RCOP
RCOH
RCOL
RSRC
RHRC
RCCD
RPLLS
RPDD
Symbol
Receiver Switching Characteristics
Over recommended operating supply and −40˚C to +85˚C ranges unless otherwise specified
Note 5: Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account the transmitter pulse positions (min
and max) and the receiver input setup and hold time (internal data sampling window-RSPOS). This margin allows for LVDS interconnect skew, inter-symbol interfer-
ence (both dependent on type/length of cable), and clock jitter (less than 250 ps).
AC Timing Diagrams
CMOS/TTL Low-to-High Transition Time (Figure 4 )
CMOS/TTL High-to-Low Transition Time (Figure 4 )
Receiver Input Strobe Position for Bit 0 (Figure 18 )
Receiver Input Strobe Position for Bit 1
Receiver Input Strobe Position for Bit 2
Receiver Input Strobe Position for Bit 3
Receiver Input Strobe Position for Bit 4
Receiver Input Strobe Position for Bit 5
Receiver Input Strobe Position for Bit 6
RxIN Skew Margin (Note 5) (Figure 19 )
RxCLK OUT Period (Figure 8)
RxCLK OUT High Time (Figure 8 )
RxCLK OUT Low Time (Figure 8)
RxOUT Setup to RxCLK OUT (Figure 8 )
RxOUT Hold to RxCLK OUT (Figure 8 )
RxCLK IN to RxCLK OUT Delay 25˚C, V
Receiver Phase Lock Loop Set (Figure 12 )
Receiver Power Down Delay (Figure 16 )
FIGURE 1. “Worst Case” Test Pattern
Parameter
CC
= 3.3V (Figure 10 )
5
f = 65 MHz
f = 65 MHz
f = 65 MHz
11.7
13.9
3.45
Min
400
0.7
2.9
5.1
7.3
9.5
7.3
2.5
2.5
5.0
15
12.1
14.3
Typ
2.2
2.2
1.1
3.3
5.5
7.7
9.9
8.6
4.9
6.9
5.7
7.1
T
DS012887-3
www.national.com
Max
10.2
12.4
14.6
5.0
5.0
1.4
3.6
5.8
8.0
9.0
50
10
1
Units
ms
ns
ns
ns
ns
ns
ns
ns
ns
ns
ps
ns
ns
ns
ns
ns
ns
µs

Related parts for DS90C383