DS92LV1021 National Semiconductor, DS92LV1021 Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/4/469/national_semiconductor_sml.jpg)
DS92LV1021
Manufacturer Part Number
DS92LV1021
Description
16-40 MHz 10 Bit Bus LVDS Serializer and Deserializer
Manufacturer
National Semiconductor
Datasheet
1.DS92LV1021.pdf
(18 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS92LV1021AMSA-NOPB
Manufacturer:
NSC
Quantity:
34
Part Number:
DS92LV1021AMSA/NOPB
Manufacturer:
TI/德州仪器
Quantity:
20 000
Company:
Part Number:
DS92LV1021AMSAX/NOPB
Manufacturer:
NS
Quantity:
14 226
Part Number:
DS92LV1021AMSAXPB
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
DS92LV1021T
Manufacturer:
ON
Quantity:
11
Company:
Part Number:
DS92LV1021TMSA
Manufacturer:
NS
Quantity:
274
Part Number:
DS92LV1021TMSA
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
DS92LV1021TMSAX
Manufacturer:
NS/国半
Quantity:
20 000
www.national.com
Block Diagrams
Functional Description
The DS92LV1021 and DS92LV1210 is a 10-bit Serializer /
Deserializer chipset designed to transmit data over a heavily
loaded differential backplanes at clock speeds from 16 to
40MHz. It may also be used to drive data over Unshielded
Twisted Pair (UTP) cable.
The chipset has three active states of operation: Initializa-
tion, Data Transfer, and Resynchronization; and two passive
states: Powerdown and TRI-STATE
The following sections describe each operation and passive
state.
Initialization
Before data can be transferred both devices must be initial-
ized. Initialization refers to synchronization of the Serializer
and the Deserializer PLL’s to local clocks that may be the
same or separate. Afterward, synchronization of Deserializer
to Serializer occurs as the second step of initialization.
Step 1: When V
rializer, the respective outputs are held in TRI-STATE
internal circuitry is disabled by on-chip power-on circuitry.
When V
begins locking to a local clock. For the Serializer, the local
clock is the transmit clock, TCLK, provided by the source
ASIC or other device. For the Deserializer, the local clock is
provided by an on-board oscillator or other source and ap-
plied to the REFCLK pin. After V
vice’s PLL will lock.
The Serializer outputs are held in TRI-STATE while the PLL
locks to the TCLK. The Serializer is now ready to send data
or SYNC patterns depending on the levels of the SYNC1 and
SYNC2 inputs. The SYNC pattern is composed of six ones
and six zeros switching at the input clock rate.
The Deserializer LOCK output will remain high while its PLL
is locking to the local clock- the REFCLK input and then to
SYNC patterns on the input.
Step 2: The Deserializer PLL must synchronize to the Serial-
izer to complete the initialization. The transmission of SYNC
patterns to the Deserializer enables the Deserializer to lock
to the Serializer signal.
Control of the sync pins is left to the user. A feedback loop
between the LOCK pin is one recommendation. Another op-
CC
reaches V
CC
is applied to both Serializer and/or Dese-
CC
OK (2.5V) the PLL in each device
(Continued)
CC
®
.
OK is reached the de-
®
and
Application
2
tion is that one or both of the Serializer SYNC inputs are as-
serted for at least 1024 cycles of TCLK to initiate transmis-
sion of SYNC patterns. The Serializer will continue to send
SYNC patterns after the minimum of 1024 if either of the
SYNC inputs remain high.
When the Deserializer detects edge transitions at the Bus
LVDS input it will attempt to lock to the embedded clock in-
formation. When the Deserializer locks to the Bus LVDS
clock, the LOCK output will go low. When LOCK is low the
Deserializer outputs represent incoming Bus LVDS data.
Data Transfer
After initialization, the Serializer inputs DIN0–DIN9 may be
used to input data to the Serializer. Data is clocked into the
Serializer by the TCLK input. The edge of TCLK used to
strobe in data is selectable via the TCLK_R/F pin. TCLK_R/F
high selects the rising edge for clocking data and low selects
the falling edge. If either of the SYNC inputs is high for
5*TCLK cycles the data at DIN 0-DIN9 is ignored regardless
of the clock edge.
A start bit and a stop bit, appended internally, frame the data
bits in the register. The start bit is always high and the stop
bit is always low. The start and stop bits function as the em-
bedded clock bits in the serial stream.
Serialized data and clock bits (10+2 bits) are transmitted
from the serial data output (DO) at 12 times the TCLK fre-
quency. For example, if TCLK is 40 MHz, the serial rate is 40
x 12 = 480 Mega bits per second. Since only 10 bits are from
input data, the serial “payload” rate is 10 times the TCLK fre-
quency. For instance, if TCLK = 40 MHz, the payload data
rate is 40 x 10 = 400 Mbps. TCLK is provided by the data
source and must be in the range 16 MHz to 40 MHz nominal.
The outputs (DO
a point-to-point connection. The outputs transmit data when
the enable pin (DEN) is high, PWRDN = high and SYNC1
and SYNC2 are low. The DEN pin may be used to TRI-
STATE the outputs when driven low.
The LOCK pin on the Deserializer is driven low when it is
synchronized with the Serializer. The Deserializer locks to
the embedded clock and uses it to recover the serialized
data. ROUT data is valid when LOCK is low. Otherwise
ROUT0–ROUT9 is invalid.
±
) can drive a heavily loaded backplane or
DS100110-2