CY2305 Cypress Semiconductor, CY2305 Datasheet - Page 4

• Manufacturer Part Number: CY2305
• Description: CY2305 and CY2309 as PCI and SDRAM Buffers
• Manufacturer: Cypress Semiconductor

REF
Product Information
The CY2305 Zero Delay Buffer
The CY2305 is a 3.3-volt, five output zero delay buffer in an
8-pin 150-mil SOIC package. This part is intended for buffer-
ing one clock into five clocks for PCI buffering or four clocks
for use with 1 SDRAM module. The CY2305 is the simplest
and easiest to use part in the Cypress zero delay buffer family.
For a discussion of the special features of the CY2305 see
the special features section of this application note, or for the
complete specifications on the CY2305 please refer to the
CY2305/CY2309 data sheet.
Select Input Decoding for CY2309
Note:
1. This output is driven and has an internal feedback for the PLL. The load on this output can be adjusted to change the delay between the
S2
reference and the CLKA/CLKB outputs.
0
0
1
1
Detector
Phase
S1
0
1
0
1
PLL
CLK2
CLK1
GND
REF
Filter
CLOCK A1–A4
LP
Three-State
Top View
1
2
3
4
Driven
Driven
Driven
SOIC
VCO
8
7
6
5
CLKOUT
CLK4
V
CLK3
DD
CLOCK B1–B4
Three-State
Three-State
Driven
Driven
CLKOUT
CLK1
CLK2
CLK3
CLK4
4
CY2305 and CY2309 as PCI and SDRAM Buffers
The CY2309 Zero Delay Buffer
The CY2309 is a 3.3-volt, nine output zero delay buffer in a
16-pin 150-mil SOIC package. This part is intended for buff-
ering one clock into 9 clocks for PCI buffering or eight clocks
for use with 2 SDRAM modules. For the complete specifica-
tions please refer to the CY2305/CY2309 data sheet.
The CY2309 has several options for shutting down the output
banks or completely shutting down the part to conserve pow-
er. As shown in the table below, the inputs S1 and S2 control
which output banks are driven and the state of the PLL. You
will notice that the CLKOUT output is always driven. This is
because the PLL must have the CLKOUT pin running in order
to maintain phase lock. The CY2309 will also go into a power
down state if the input reference stops as described in the
“Special Features of the Cypress Zero Delay Buffers” section.
EF
CLKOUT
S2
S1
Driven
Driven
Driven
Driven
Detector
[1]
Phase
Select Input
Decoding
CLKA1
CLKA2
CLKB1
CLKB2
GND
REF
Filter
Output Source
PLL
V
LP
S2
DD
Reference
PLL
PLL
PLL
Top View
1
2
3
4
5
6
7
8
VCO
SOIC
MUX
10
15
14
13
12
11
16
9
CLKOUT
CLKA4
CLKA3
V
GND
CLKB4
CLKB3
S1
DD
PLL Shutdown
N
N
Y
N
CLKOUT
CLKA1
CLKA2
CLKA3
CLKA4
CLKB1
CLKB2
CLKB3
CLKB4