CY28405 Cypress Semiconductor, CY28405 Datasheet - Page 7

no-image

CY28405

Manufacturer Part Number
CY28405
Description
CK409-Compliant Clock Synthesizer
Manufacturer
Cypress Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY284050C
Manufacturer:
CYPRESS
Quantity:
63 311
Part Number:
CY284050C
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
CY284050C
Quantity:
43
Company:
Part Number:
CY284050C
Quantity:
43
Company:
Part Number:
CY284050C
Quantity:
20
Company:
Part Number:
CY284050C
Quantity:
120
Part Number:
CY284050C-2
Manufacturer:
CY
Quantity:
33
Part Number:
CY284050C-2
Manufacturer:
CY
Quantity:
253 501
Part Number:
CY284050C-2
Manufacturer:
UC
Quantity:
210
Part Number:
CY284050C-2
Manufacturer:
CYP
Quantity:
20 000
Part Number:
CY284050C-3
Manufacturer:
CY
Quantity:
9
Part Number:
CY284050C-3
Manufacturer:
CY
Quantity:
141 241
Part Number:
CY284050C-3
Manufacturer:
CYP
Quantity:
20 000
Document #: 38-07512 Rev. *B
Byte 5: Control Register 5
Byte 6: Control Register 6
Byte 7: Vendor ID
7
6
5
4
3
2
1
0
Bit
Bit
Bit
1
7
6
5
4
3
2
0
7
6
5
4
3
2
1
0
@Pup
@Pup
@Pup
HW
0
0
0
0
0
0
1
1
0
1
0
0
1
0
0
0
1
1
1
1
1
1
1
REF
PCIF
PCI
3V66
3V66_3/VCH/SELVCH
USB_48
DOT_48
CPUT, CPUT_ITP
CPUC,CPUC_ITP
Reserved
Reserved
Reserved
Reserved
PCIF
PCI
3V66
CPUT,CPUT_ITP
CPUC,CPUC_ITP
REF_1
REF_0
DOT_48
Reserved
3V66_3/VCH/SELVCH
3V66_3/VCH/SELVCH
Reserved
3V66_2
3V66_1
3V66_0
Name
Name
Name
Revision Code Bit 3
Revision Code Bit 2
Revision Code Bit 1
Revision Code Bit 0
Vendor ID Bit 3
Vendor ID Bit 2
Vendor ID Bit 1
Vendor ID Bit 0
DOT_48 Output Enable
0 = Disabled, 1 = Enabled
Reserved
3V66_3/VCH/SELVCH Frequency Select
0 = 3V66 mode, 1 = VCH (48MHz) mode
May be written to override the power-up value.
3V66_3/VCH/SELVCH Output Enable
0 = Disabled,1 = Enabled
Reserved
3V66_2 Output Enable
0 = Disabled, 1 = Enabled
3V66_1 Output Enable
0 = Disabled, 1 = Enabled
3V66_0 Output Enable
0 = Disabled, 1 = Enabled
Test Clock Mode
0 = Disabled, 1 = Enabled
When Test Clock Mode is enabled, the FS_A/REF_0 pin reverts to a
dedicated FS_A input, allowing asynchronous selection between Hi-Z and
REF/N mode.
Reserved, Set = 0
Reserved, Set = 0
Reserved, Set = 0
Reserved, Set = 0
Spread Spectrum Enable
0 = Spread Off, 1 = Spread On
REF_1 Output Enable
0 = Disabled, 1 = Enabled
REF_0 Output Enable
0 = Disabled, 1 = Enabled
Description
Description
Description
CY28405
Page 7 of 19

Related parts for CY28405