MT8967 Zarlink Semiconductor, Inc., MT8967 Datasheet - Page 13

no-image

MT8967

Manufacturer Part Number
MT8967
Description
Integrated CODEC with A-Law companding and CCITT PCM encoding (20 pin PDIP-SOIC)
Manufacturer
Zarlink Semiconductor, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT8967AS
Manufacturer:
MICRON
Quantity:
1 001
Part Number:
MT8967AS
Manufacturer:
MITEL
Quantity:
5 510
Part Number:
MT8967AS
Manufacturer:
MITEL
Quantity:
602
Part Number:
MT8967AS
Quantity:
2 404
Part Number:
MT8967AS
Manufacturer:
MITEL
Quantity:
20 000
Part Number:
MT8967AS1
Manufacturer:
HYNIX
Quantity:
1 000
Part Number:
MT8967AS1
Manufacturer:
ZARLINK
Quantity:
73
Company:
Part Number:
MT8967AS1
Quantity:
4 939
Company:
Part Number:
MT8967AS1
Quantity:
4 939
(See Figures 9a, 9b, 9c)
Note 3:
Note 4:
* Typical figures are at 25
AC Electrical Characteristics (cont’d)
AC Electrical Characteristics - Transmit (A/D) Path
T
Filter Gain Setting = 0dB. Outputs unloaded unless otherwise specified.
A
17
18
19
20
1
2
3
4
5
6
=0 to 70
A
N
A
O
G
L
D
G
T
A
L
I
I
°
C, V
The filter characteristics are totally dependent upon the accuracy of the clock frequency providing F1i is synchronized to
This gives a 75 ns period, 50 ns before and 25 ns after the 50% point of C2i rising edge, when change in F1i will give an
C2i. The A/D and D/A functions are unaffected by changes in clock frequency.
undetermined state to to the internally synchronized enable signal.
Propagation Delay
Clock to SD Output
SD Output Fall Time
SD Output Rise Time
Digital Loopback
Time DSTi to DSTo
Analog Input at V
the overload decision level at
the codec
Absolute Gain (0dB setting)
Absolute Gain (+1dB to +7dB
settings)
Gain Variation
Gain Tracking
(See Figure 12) CCITT G712
Quantization
Distortion
(See Figure 13) CCITT G712
DD
=5V
±
Characteristics
Characteristics
5%, V
°
C with nominal
EE
=-5V
X
With Temp
With Supplies
(Method 1)
CCITT G712
(Method 2)
AT&T
(Method 1)
±
equivalent to
5%, V
±
5V supplies. For design aid only: not guaranteed and not subject to production testing.
Ref
ISO
SD
SD
SD
=2.5V
±
2
0.5%, GNDA=GNDD=0V, Clock Frequency = 2.048MHz,
-CMOS
Sym
G
GT
GT
Sym
G
D
t
G
PCS
t
t
t
V
SR
SF
DL
AXS
AXT
QX1
IN
AX
X1
X2
28.00
35.60
33.90
29.30
14.20
Min
-0.25
-0.35
-0.25
-0.25
-0.50
-0.25
-0.50
-1.50
Min
MT8960/61/62/63/64/65/66/67
Typ*
4.829
5.000
Typ*
0.01
0.04
- Voltages are with respect to GNDD unless otherwise stated.
Max
400
200
400
122
+0.25
+0.35
+0.25
+0.25
+0.50
+0.25
+0.50
+1.50
Max
Units
ns
ns
ns
ns
Units
dB/V
V
V
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
PP
PP
C
C
L
L
Level at codec:
µ-Law: 3.17 dBm0
A-Law: 3.14 dBm0
See Note 6
0 dBm0 @ 1004 Hz
from nominal,
T
Sinusoidal Level:
+3 to -20 dBm0
Noise Signal Level:
-10 to -55 dBm0
-55 to -60 dBm0
Sinusoidal Level:
+3 to -40 dBm0
-40 to -50 dBm0
-50 to -55 dBm0
Noise Signal Level:
-3 dBm0
-6 to -27 dBm0
-34 dBm0
-40 dBm0
-55 dBm0
@ 1004 Hz
= 100 pF
= 20 pF
A
Test Conditions
=0°C to 70°C
Test Conditions
6-31

Related parts for MT8967