MT8980DE1 Zarlink Semiconductor, Inc., MT8980DE1 Datasheet - Page 13
![no-image](/images/no-image-200.jpg)
MT8980DE1
Manufacturer Part Number
MT8980DE1
Description
256 x 256 Channels (8 TDM Streams at 2.048 Mbps) Non-blocking Digital Switch (DX)
Manufacturer
Zarlink Semiconductor, Inc.
Datasheet
1.MT8980DE1.pdf
(22 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
AC Electrical Characteristics
† Timing is over recommended temperature & power supply voltages.
‡ Typical figures are at 25
* High Impedance is measured by pulling to the appropriate rail with R
➀ Processor accesses are dependent on the C4i clock, and so some timings are expressed as multiples of the C4i clock period.
CS
R/W
A5
to
A0
DTA
D7
to
D0
10
11
12
13
DS
1
2
3
4
5
6
7
8
9
Chip Select Setup Time
Read/Write Setup Time
Address Setup Time
Acknowledgement Delay Fast
Fast Write Data Setup Time
Slow Write Data Delay
Read Data Setup Time
Data Hold Time
Read Data To High Impedance
Chip Select Hold Time
Read/Write Hold Time
Address Hold Time
Acknowledgement Hold Time
2.0V
0.8V
2.0V
0.8V
2.0V
0.8V
2.0V
0.8V
2.4V
0.4V
2.4V (Read) 2.0V (Write)
0.8V (Read 0.8V (Write)
Characteristics
°
t
t
t
CSS
RWS
ADS
C and are for design aid only: not guaranteed and not subject to production testing.
*
Read
Write
Slow
*
†
t
SWD
- Processor Bus (Figures 11 and 17)
Figure 17 - Processor Bus
Sym
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
SWD
RWH
RWS
RDS
CSH
ADH
CSS
ADS
AKD
AKD
DHT
DHT
RDZ
AKH
FWS
t
RDS
t
Min
AKD
2.7
20
25
25
20
20
20
10
0
0
0
L
, with timing corrected to cancel time taken to discharge C
Typ
2.0
40
10
50
60
0
5
5
‡
t
FWS
Max
100
7.2
1.7
0.5
90
80
cycles
cycles
cycles
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
C
C4i cycles
C4i cycles
C4i cycles
R
R
R
L
L
L
L
=150 pF
=1 KΩ
=1 KΩ
=1 KΩ
t
t
AKH
DHT
Test Conditions
t
RDZ
∗
∗
∗
MT8980D
, C
, C
, C
➀
➀
➀
, C
t
t
t
CSH
RWH
ADH
L
L
L
=150 pF
=150 pF
=150 pF
L
= 150 pF
*
L
.
*
2-15