CA3282 Intersil Corporation, CA3282 Datasheet - Page 4

no-image

CA3282

Manufacturer Part Number
CA3282
Description
Octal Low Side Power Driver with Serial Bus Control
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CA3282
Quantity:
5 510
Part Number:
CA3282
Manufacturer:
DALLAS
Quantity:
5 510
Part Number:
CA3282AS1
Manufacturer:
INTERSIL
Quantity:
5 510
Part Number:
CA3282AS1
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
CA3282ASI
Quantity:
5 510
Part Number:
CA3282ASI
Manufacturer:
OKI
Quantity:
5 510
Timing Diagrams
Signal Descriptions
Power Output Drivers, Output 0 - Output 7 - The input and
output bits corresponding to Output 0 thru Output 7 are
transmitted and received most significant bit (MSB) first via
the SPI bus. The outputs are provided with current limiting
and voltage sense functions for fault indication and protec-
tion. The nominal load current for these outputs is 500mA,
with current limiting set to a minimum of 1.05A. An on-chip
clamp circuit capable of handling 500mA is provided at each
output for clamping inductive loads.
RESET - Active low reset input. When this input line is low,
the shift register and output latches are configured to turn off
(OUTPUT)
OUTPUT
DRIVER
(INPUT)
(INPUT)
(INPUT)
OUTPUTS
MISO
MOSI
SCK
RESET
CE
MOSI
MISO
SCK
CE
HIGH
Z
OLD
(8)
(Continued)
(2)
LAST BIT
TRANSMITTED
FIGURE 2. BYTE TIMING DIAGRAM WITH ASYNCHRONOUS RESET
(4)
7
7
(6)
(7)
D70
6
6
(5)
D71
FIGURE 1B. SPI TIMING DIAGRAM
(1)
(10)
5
5
OLD
D60
D61
CA3282
(13)
4
4
4
all output drivers. A power on clear function may be imple-
mented by connecting this pin to V
tor, and to V
pin must not be left floating.
CE - Active low chip enable. Data is transferred from the shift
register to the outputs on the rising edge of this signal. The
falling edge of CE loads the shift register with the output volt-
age sense bits coming from the output stages. The output
driver for the MISO pin is enabled when this pin is low. CE
must be a logic low prior to the first serial clock (SCK) and
must remain low until after the last (eighth) serial clock cycle.
A low level on CE also activates an internal disable circuit
used for unlatching output states that are in a fault mode as
(11)
(12)
3
3
D11
D10
2
2
SS
(3)
with an external capacitor. In any case, this
1
1
(9)
t
t
PHL
PLH
0
0
NEW
t
UD
FAULTS
DD
FAULT-INDUCED
NEW
with an external resis-
TURN-OFF
RESET

Related parts for CA3282