CS8415A Cirrus Logic, CS8415A Datasheet - Page 29
![no-image](/images/no-image-200.jpg)
CS8415A
Manufacturer Part Number
CS8415A
Description
96 kHz DIGITAL AUDIO INTERFACE RECEIVER
Manufacturer
Cirrus Logic
Datasheet
1.CS8415A.pdf
(42 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CS8415A-C
Manufacturer:
ST
Quantity:
1 671
Part Number:
CS8415A-CS
Manufacturer:
CIRRUS
Quantity:
20 000
Company:
Part Number:
CS8415A-CSR
Manufacturer:
CirrusLogic
Quantity:
569
Company:
Part Number:
CS8415A-CSZ
Manufacturer:
CIRRUS
Quantity:
108
Part Number:
CS8415A-CSZ
Manufacturer:
CRYSTAL
Quantity:
20 000
Company:
Part Number:
CS8415A-CZ
Manufacturer:
PHILIPS
Quantity:
246
Part Number:
CS8415A-CZ
Manufacturer:
CS
Quantity:
20 000
Part Number:
CS8415A-CZR
Manufacturer:
CIRRUSLOGIC
Quantity:
20 000
Part Number:
CS8415A-CZZ
Manufacturer:
CIRRUS
Quantity:
20 000
8.15
8.16
The following 10 registers contain the decoded Q-channel subcode data
8.17
This register allows the calculation of the incoming sample rate by the host microcontroller from the equation
SRR=Fso/Fsi. The Fso is determined by OMCK. This value is represented as an integer and a fractional part. The
value is meaningful only after the both the PLL has reached lock. F
would be 48KHz(48KHz=12.288MHz/256). Then if the in put sample rate is also 48KHz, you would get
1.0 from the SRR register.(The value from the SRR register is hexadecimal, so the actual value you will
get is 40h)
8.18
Either channel status data buffer E or user data buffer E is accessible through these register addresses.
8.19
DS470PP3
ABS SECOND
ABS MINUTE
ABS FRAME
ADDRESS
SECOND
MINUTE
FRAME
TRACK
INDEX
ZERO
ORR7
ID3
7
0
7
7
7
User Data Buffer Control (13h)
Q-Channel Subcode Bytes 0 to 9 (14h - 1Dh) (Read Only)
OMCK/RMCK Ratio (1Eh) (Read Only)
C-bit or U-bit Data Buffer (1Fh - 37h)
CS8415A I.D. and Version Register (7Fh) (Read Only)
DETUI - D to E U-data buffer transfer inhibit bit (valid in block mode only).
ORR7:6 - Integer part of the ratio
ORR5:0 - Fractional part of the ratio
ID3:0 - ID code for the CS8415A. Permanently set to 0100
VER3:0 - CS8415A revision level. Revision A is coded as 0001
.
ABS SECOND
ABS MINUTE
ABS FRAME
ADDRESS
SECOND
MINUTE
FRAME
TRACK
INDEX
ZERO
ORR6
1 - Inhibit U-data D to E buffer transfers
Default = ‘0’
0 - Allow U-data D to E buffer transfers
ID2
6
6
6
6
0
ABS SECOND
ABS MINUTE
ABS FRAME
ADDRESS
SECOND
MINUTE
TRACK
FRAME
INDEX
ZERO
ORR5
ID1
5
5
5
5
0
ABS SECOND
ABS MINUTE
(Integer value=Integer(SRR[7:6]))
ABS FRAME
ADDRESS
SECOND
MINUTE
FRAME
TRACK
INDEX
ZERO
ORR4
(Fraction value=Integer(SRR[5:0])/64)
ID0
4
4
4
4
0
ABS SECOND
ABS MINUTE
ABS FRAME
CONTROL
SECOND
MINUTE
FRAME
TRACK
INDEX
ZERO
ORR3
VER3
3
3
3
3
0
or example, if the OMCK is 12.288MHz, Fso
ABS SECOND
ABS MINUTE
ABS FRAME
CONTROL
SECOND
MINUTE
FRAME
TRACK
INDEX
ZERO
ORR2
VER2
2
0
2
2
2
ABS SECOND
ABS MINUTE
ABS FRAME
CONTROL
SECOND
MINUTE
FRAME
TRACK
DETUI
INDEX
ZERO
ORR1
VER1
1
1
1
1
CS8415A
ABS SECOND
ABS MINUTE
ABS FRAME
CONTROL
SECOND
MINUTE
TRACK
FRAME
INDEX
ZERO
ORR0
VER0
0
0
0
0
0
29