cy29772 Cypress Semiconductor Corporation., cy29772 Datasheet - Page 3

no-image

cy29772

Manufacturer Part Number
cy29772
Description
2.5v Or 3.3v, 200-mhz, 12-output Zero Delay Buffer
Manufacturer
Cypress Semiconductor Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cy29772AI
Manufacturer:
CY
Quantity:
55
Part Number:
cy29772AI
Manufacturer:
LATTICE
Quantity:
923
Part Number:
cy29772AXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
cy29772AXIT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
cy29772AXIT
Quantity:
238
Document #: 38-07572 Rev. *A
Table 1. Frequency Table
Table 2. Function Table (Configuration Controls)
Table 3. Function Table (Bank A)
Table 4. Function Table (Bank B)
TCLK_SEL
Feedback Output
VCO_SEL
VCO_SEL
VCO_SEL
REF_SEL
INV_CLK
MR#/OE
PLL_EN
Control
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
Divider
÷10
÷12
÷16
÷20
÷24
÷32
÷40
÷4
÷6
÷8
Default
SELA1
SELB1
1
1
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
Input Clock * 4
Input Clock * 6
Input Clock * 8
Input Clock * 10
Input Clock * 12
Input Clock * 16
Input Clock * 20
Input Clock * 24
Input Clock * 32
Input Clock * 40
TCLK0, TCLK1
TCLK0
VCO÷2 (low input frequency range)
Bypass mode, PLL disabled. The input clock connects to the
output dividers
QC2 and QC3 are in phase with QC0 and QC1
Outputs disabled (three-state) and reset of the device. During
reset/output disable the PLL feedback loop is open and the
VCO running at its minimum frequency. The device is reset
by the internal power-on reset (POR) circuitry during
power-up.
VCO
SELA0
SELB0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
QA(0:3)
QB(0:3)
50 MHz to 125 MHz
33.3 MHz to 83.3 MHz
25 MHz to 62.5 MHz
20 MHz to 50 MHz
16.6 MHz to 41.6 MHz
12.5 MHz to 31.25 MHz
10 MHz to 25 MHz
8.3 MHz to 20.8 MHz
6.25 MHz to 15.625 MHz
5 MHz to 12.5 MHz
÷12
÷16
÷24
÷12
÷12
÷16
÷20
÷10
÷8
÷4
÷6
÷8
÷8
÷4
÷6
÷8
0
Input Frequency Range
(AVDD = 3.3V)
Table 5. Function Table (Bank C)
VCO_SEL
0
0
0
0
1
1
1
1
SELC1
Crystal oscillator
TCLK1
VCO÷1 (high input frequency range)
PLL enabled. The VCO output connects
to the output dividers
QC2 and QC3 are inverted (180° phase
shift) with respect to QC0 and QC1
Outputs enabled
0
0
1
1
0
0
1
1
50 MHz to 95 MHz
33.3 MHz to 63.3 MHz
25 MHz to 47.5 MHz
20 MHz to 38 MHz
16.6 MHz to 31.6 MHz
12.5 MHz to 23.75 MHz
10 MHz to 19 MHz
8.3 MHz to 15.8 MHz
5 MHz to 9.5MHz
6.25 MHz to 11.8 MHz
Input Frequency Range
(AVDD = 2.5V)
SELC0
0
1
0
1
0
1
0
1
1
CY29772
Page 3 of 12
QC(0:3)
÷12
³16
÷4
÷8
÷2
÷4
÷6
÷8
[+] Feedback

Related parts for cy29772