ds90c363 National Semiconductor Corporation, ds90c363 Datasheet - Page 6

no-image

ds90c363

Manufacturer Part Number
ds90c363
Description
+3.3v Programmable Lvds Transmitter 18-bit Flat Panel Display Fpd Link?65 Mhz, +3.3v Lvds Receiver 18-bit Flat Panel Display Fpd Link?65 Mhz
Manufacturer
National Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ds90c363AMTD
Manufacturer:
NS
Quantity:
200
Part Number:
ds90c363AMTD
Manufacturer:
NS
Quantity:
8
Part Number:
ds90c363AMTD
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
ds90c363AMTDX
Manufacturer:
NS
Quantity:
7
Part Number:
ds90c363AMTDX
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
ds90c363AMTDX/NOPB
Manufacturer:
NS
Quantity:
12 923
Company:
Part Number:
ds90c363BMT
Quantity:
1
Part Number:
ds90c363BMT/NOPB
Manufacturer:
NSC
Quantity:
98
Part Number:
ds90c363BMT/NOPB
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
ds90c363BMTX
Manufacturer:
NSC
Quantity:
2 035
Part Number:
ds90c363MTD
Manufacturer:
TI/德州仪器
Quantity:
20 000
www.national.com
CLHT
CHLT
RSPos0
RSPos1
RSPos2
RSPos3
RSPos4
RSPos5
RSPos6
RSKM
RCOP
RCOH
RCOL
RSRC
RHRC
RCCD
RPLLS
RPDD
Symbol
Over recommended operating supply and −40˚C to +85˚C ranges unless otherwise specified
Receiver Switching Characteristics
Note 5: Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account the transmitter pulse positions (min
and max) and the receiver input setup and hold time (internal data sampling window - RSPos). This margin allows for LVDS interconnect skew, inter-symbol inter-
ference (both dependent on type/length of cable), and clock jitter (less than 250 ps).
AC Timing Diagrams
CMOS/TTL Low-to-High Transition Time (Figure 4 )
CMOS/TTL High-to-Low Transition Time (Figure 4 )
Receiver Input Strobe Position for Bit 0 (Figure 18 )
Receiver Input Strobe Position for Bit 1
Receiver Input Strobe Position for Bit 2
Receiver Input Strobe Position for Bit 3
Receiver Input Strobe Position for Bit 4
Receiver Input Strobe Position for Bit 5
Receiver Input Strobe Position for Bit 6
RxIN Skew Margin (Note 5) (Figure 19 )
RxCLK OUT Period (Figure 8)
RxCLK OUT High Time (Figure 8 )
RxCLK OUT Low Time (Figure 8)
RxOUT Setup to RxCLK OUT (Figure 8 )
RxOUT Hold to RxCLK OUT (Figure 8 )
RxCLK IN to RxCLK OUT Delay 25˚C, V
Receiver Phase Lock Loop Set (Figure 12 )
Receiver Power Down Delay (Figure 16 )
Parameter
FIGURE 1. “Worst Case” Test Pattern
CC
= 3.3V (Figure 10 )
6
f = 65 MHz
f = 65 MHz
f = 65 MHz
f = 65 MHz
f = 65 MHz
f = 65 MHz
11.7
13.9
3.45
Min
400
0.7
2.9
5.1
7.3
9.5
7.3
2.5
2.5
5.0
15
12.1
14.3
Typ
2.2
2.2
1.1
3.3
5.5
7.7
9.9
8.6
4.9
6.9
5.7
7.1
T
DS012886-2
Max
10.2
12.4
14.6
5.0
5.0
1.4
3.6
5.8
8.0
9.0
50
10
1
Units
ms
ns
ns
ns
ns
ns
ns
ns
ns
ns
ps
ns
ns
ns
ns
ns
ns
µs

Related parts for ds90c363