ds90cr288 National Semiconductor Corporation, ds90cr288 Datasheet - Page 4

no-image

ds90cr288

Manufacturer Part Number
ds90cr288
Description
+3.3v Rising Edge Data Strobe Lvds 28-bit Channel Link Receiver - 75 Mhz
Manufacturer
National Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ds90cr288AMTD
Manufacturer:
NS
Quantity:
7
Part Number:
ds90cr288AMTD
Manufacturer:
HARRIS
Quantity:
20 000
Part Number:
ds90cr288AMTD/NOPB
Manufacturer:
TI
Quantity:
2 100
Part Number:
ds90cr288AMTDX
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
ds90cr288AMTDX/NOPB
Manufacturer:
TI
Quantity:
2 100
Part Number:
ds90cr288AMTDX/NOPB
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
ds90cr288ASLC/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
ds90cr288MTDX
Manufacturer:
NS/国半
Quantity:
20 000
www.national.com
CLHT
CHLT
RSPos0
RSPos1
RSPos2
RSPos3
RSPos4
RSPos5
RSPos6
RSKM
RCOP
RCOH
RCOL
RSRC
RHRC
RCCD
RPLLS
RPDD
Symbol
Over recommended operating supply and temperature ranges unless otherwise specified
Receiver Switching Characteristics
Note 4: Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account the transmitter pulse positions (min
and max) and the receiver input setup and hold time (internal data sampling window-RSPOS). This margin allows LVDS interconnect skew, inter-symbol interference
(both dependent on type/length of cable), and source clock (less than 250 ps).
Note 5: Total latency for the channel link chipset is a function of clock period and gate delays through the transmitter (TCCD) and receiver (RCCD). The total latency
for the 217/287 transmitter and 218/288 receiver is: (T + TCCD) + (2
AC Timing Diagrams
CMOS/TTL Low-to-High Transition Time ( Figure 2 )
CMOS/TTL High-to-Low Transition Time ( Figure 2 )
Receiver Input Strobe Position for Bit 0 ( Figure 8 )
Receiver Input Strobe Position for Bit 1
Receiver Input Strobe Position for Bit 2
Receiver Input Strobe Position for Bit 3
Receiver Input Strobe Position for Bit 4
Receiver Input Strobe Position for Bit 5
Receiver Input Strobe Position for Bit 6
Receiver Skew Margin (when used with DS90CR287) (Note
4) ( Figure 9 )
RxCLK OUT Period ( Figure 3 )
RxCLK OUT High Time ( Figure 3 )
RxCLK OUT Low Time ( Figure 3 )
RxOUT Setup to RxCLK OUT ( Figure 3 )
RxOUT Hold to RxCLK OUT ( Figure 3 )
RxCLK IN to RxCLK OUT Delay
Receiver Phase Lock Loop Set ( Figure 5 )
Receiver Powerdown Delay ( Figure 7 )
FIGURE 2. DS90CR288 (Receiver) CMOS/TTL Output Load and Transition Times
DS100872-5
FIGURE 1. “Worst Case” Test Pattern
@
Parameter
25˚C, V
*
T + RCCD), where T = Clock period. See also DS90CR287/DS90CR288A datasheet.
CC
= 3.3V (Note 5)( Figure 4 )
4
f = 75 MHz
f = 75 MHz
f = 75 MHz
10.11
12.01
13.33
0.58
2.49
4.39
6.30
8.20
Min
380
3.6
3.6
3.5
3.5
3.4
10.48
12.38
0.95
2.86
4.76
6.67
8.57
Typ
1.8
5.0
2
T
5
5
DS100872-2
10.85
12.75
Max
1.32
3.23
5.13
7.04
8.94
DS100872-6
3.5
3.5
6.0
6.0
7.3
50
10
1
Units
ms
ns
ns
ns
ns
ns
ns
ns
ns
ns
ps
ns
ns
ns
ns
ns
ns
µs

Related parts for ds90cr288