upd78f0134hgka1-9et-a Renesas Electronics Corporation., upd78f0134hgka1-9et-a Datasheet - Page 425

no-image

upd78f0134hgka1-9et-a

Manufacturer Part Number
upd78f0134hgka1-9et-a
Description
8-bit Single-chip Microcontrollers
Manufacturer
Renesas Electronics Corporation.
Datasheet
25.3 Register Controlling ROM Correction
CORCN
The ROM correction is controlled by the correction control register (CORCN).
(1) Correction control register (CORCN)
Symbol
Note Do not set bits 0 and 2 to 1.
This register controls whether or not the correction branch request signal is generated when the fetch address
matches the correction address set in correction address registers 0 and 1. The correction control register
consists of correction enable flags (COREN0, COREN1) and correction status flags (CORST0, CORST1). The
correction enable flags enable or disable the comparator match detection signal, and correction status flags
show the values are matched.
CORCN is set by a 1-bit or 8-bit memory manipulation instruction.
RESET input clears CORCN to 00H.
Clear CORST0 and CORST1 using software.
0
7
0
6
0
5
Figure 25-3. Format of Correction Control Register
0
4
COREN1 CORST1 COREN0 CORST0
<3>
CHAPTER 25 ROM CORRECTION
<2>
User’s Manual U16899EJ3V0UD
<1>
<0>
COREN0
CORST0
CORST1
COREN1
0
1
0
1
1
0
1
0
Address
FF8AH
Disabled
Enabled
Enabled
Not detected
Detected
Not detected
Detected
Disabled
Correction Address Register 1 and Fetch Address Match Detection
Correction Address Register 0 and Fetch Address Match Detection
Correction Address Register 0 and Fetch Address
Correction Address Register 1 and Fetch Address
After reset
00H
Match Detection Control
Match Detection Control
R/W
R/W
Note
425

Related parts for upd78f0134hgka1-9et-a