cs4365 Cirrus Logic, Inc., cs4365 Datasheet - Page 37

no-image

cs4365

Manufacturer Part Number
cs4365
Description
114 Db, 192 Khz 6-channel D/a Converter
Manufacturer
Cirrus Logic, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cs4365-CQZ
Manufacturer:
NS
Quantity:
301
Part Number:
cs4365-CQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
cs4365-CQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
cs4365-DQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
cs4365-DQZR
Manufacturer:
CIRRUS
Quantity:
16 000
Part Number:
cs4365-DQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
cs4365-DQZR
Manufacturer:
CIRRUS
Quantity:
1 481
Part Number:
cs4365DQZ
Manufacturer:
TOSHIBA
Quantity:
500
DS670F2
6.4.2 Direct DSD Conversion (DIR_DSD)
6.4.3 Static DSD Detect (STATIC_DSD)
6.4.4 Invalid DSD Detect (INVALID_DSD)
6.4.5 DSD Phase Modulation Mode Select (DSD_PM_MODE)
6.4.6 DSD Phase Modulation Mode Enable (DSD_PM_EN)
Function:
When set to 0 (default), DSD input data is sent to the DSD processor for filtering and volume control func-
tions.
When set to 1, DSD input data is sent directly to the switched capacitor DACs for a pure DSD conversion.
In this mode, the full-scale DSD and PCM levels will not be matched (see
performance may be reduced, the volume control is inactive, and the 50 kHz low pass filter is not available
(see
Function:
When set to 1 (default), the DSD processor checks for 28 consecutive zeroes or ones and, if detected,
sends a mute signal to the DACs. The MUTEC pins will eventually go active according to the DAMUTE
register.
When set to 0, this function is disabled.
Function:
When set to 1, the DSD processor checks for greater than 24 out of 28 bits of the same value and, if de-
tected, will attenuate the data sent to the DACs. The MUTEC pins go active according to the DAMUTE
register.
When set to 0 (default), this function is disabled.
Function:
When set to 0 (default), the 128Fs (BCKA) clock should be input to DSD_SCLK for Phase Modulation
Mode. (See
When set to 1, the 64Fs (BCKD) clock should be input to DSD_SCLK for Phase Modulation Mode.
Function:
When set to 1, DSD phase modulation input mode is enabled, and the DSD_PM_MODE bit should be set
accordingly.
When set to 0 (default), this function is disabled (DSD normal mode).
Section
Figure 18 on page
for filter specifications).
27)
Section
), the dynamic range
CS4365
37

Related parts for cs4365