mcf5211 Freescale Semiconductor, Inc, mcf5211 Datasheet

Page 1

... Freescale Semiconductor Data Sheet MCF5213 ColdFire Microcontroller Supports MCF5213, MCF5212, & MCF5211 The MCF5213 is a member of the ColdFire reduced instruction set computing (RISC) microprocessors. This document provides an overview of the 32-bit MCF5213 microcontroller, focusing on its highly integrated and diverse feature set. This 32-bit device is based on the Version 2 ColdFire core operating at a frequency MHz, offering high performance and low power consumption ...

Page 2

MCF5213 Family Configurations . . . . . . . . . . . . . . . . . . . . . . .3 1.1 Block Diagram ...

Page 3

... Chip Configuration and Reset Controller Module Background Debug Mode (BDM) JTAG - IEEE 1149.1 Test Access Port Package 1 FlexCAN is available on the MCF5211 only in the 64 QFN package. 2 The full debug/trace interface is available only on the 100-pin packages. A reduced debug interface is bonded on smaller packages. Figure 1 shows a top-level block diagram of the MCF5213 ...

Page 4

MCF5213 Family Configurations EzPD EzPQ 4 CH DMA To/From PADI JTAG_EN MUX JTAG TAP AN[7:0] ADC Edge FlexCAN Port EXTAL To/From Interrupt Controller 1.1 Features This document contains information on a new product under development. Freescale ...

Page 5

Version 2 ColdFire variable-length RISC processor core — Static operation — 32-bit address and data paths on-chip — MHz processor core frequency — Sixteen general-purpose, 32-bit data and address registers — Implements ColdFire ISA_A with extensions ...

Page 6

MCF5213 Family Configurations — Error-detection capabilities — Modem support includes request-to-send (RTS) and clear-to-send (CTS) lines for two UARTs — Transmit and receive FIFO buffers 2 • module — Interchip bus interface for EEPROMs, LCD controllers, A/D converters, ...

Page 7

Programmable center or left aligned outputs on individual channels — Four clock sources (A, B, SA, and SB) provide for a wide range of frequencies — Emergency shutdown • Two periodic interrupt timers (PITs) — 16-bit counter — Selectable ...

Page 8

MCF5213 Family Configurations — System configuration during reset — Selects one of six clock modes — Configures output pad drive strength — Unique part identification number and part revision number • General purpose I/O interface — bits ...

Page 9

JTAG The MCF5213 supports circuit board test strategies based on the Test Technology Committee of IEEE and the Joint Test Action Group (JTAG). The test logic includes a test access port (TAP) consisting of a 16-state controller, an instruction ...

Page 10

MCF5213 Family Configurations 1.1.7 FlexCAN The FlexCAN module is a communication controller implementing version 2.0 of the CAN protocol parts A and B. The CAN protocol can be used as an industrial control serial data bus, meeting the specific requirements ...

Page 11

General Purpose Timer (GPT) The general purpose timer (GPT four-channel timer module consisting of a 16-bit programmable counter driven by a seven-stage programmable prescaler. Each of the four channels can be configured for input capture or output ...

Page 12

... Part Numbers and Packaging This product is RoHS-compliant. Refer to the product page at information. Freescale Part Number MCF5211CAE66 MCF5211 ColdFire Microcontroller MCF5211CEP66 MCF5211 ColdFire Microcontroller, FlexCAN MCF5211LCEP66 MCF5211 ColdFire Microcontroller MCF5211LCVM66 MCF5211 ColdFire Microcontroller MCF5211LCVM80 MCF5211 ColdFire Microcontroller MCF5212CAE66 MCF5212 ColdFire Microcontroller MCF5212LCVM66 ...

Page 13

Figure 2 shows the pinout configuration for the 100 LQFP URTS1 5 TEST 6 UCTS0 7 URXD0 UTXD0 8 URTS0 9 SCL 10 SDA 11 QSPI_CS3 12 QSPI_CS2 13 V ...

Page 14

MCF5213 Family Configurations Figure 3 shows the pinout configuration for the 81 MAPBGA UTXD1 RSTI SS B URTS1 URXD1 RSTO C UCTS0 TEST UCTS1 D URXD0 UTXD0 URTS0 E SCL SDA F QSPI_CS3 QSPI_CS2 QSPI_DIN G ...

Page 15

Figure 4 shows the pinout configuration for the 64 LQFP and 64 QFN URTS1 TEST UCTS0 URXD0 UTXD0 URTS0 SCL SDA QSPI_DIN QSPI_DOUT QSPI_CLK QSPI_CS0 RCON Figure 4. 64 LQFP and 64 QFN Pin ...

Page 16

Table 3. Pin Functions by Primary and Alternate Purpose Pin Primary Secondary Tertiary Group Function Function Function ADC AN7 — AN6 — AN5 — AN4 — AN3 — AN2 — AN1 — AN0 — 3 SYNCA — 3 SYNCB — ...

Page 17

Table 3. Pin Functions by Primary and Alternate Purpose (continued) Pin Primary Secondary Tertiary Group Function Function Function Interrupts IRQ7 — IRQ6 — IRQ5 — IRQ4 — IRQ3 — IRQ2 — IRQ1 SYNCA PWM1 JTAG/BDM JTAG_EN — TCLK/ CLKOUT PSTCLK ...

Page 18

Table 3. Pin Functions by Primary and Alternate Purpose (continued) Pin Primary Secondary Tertiary Group Function Function Function 4 QSPI QSPI_DIN/ CANRX URXD1 EZPD 4 QSPI_DOUT/ CANTX UTXD1 EZPQ QSPI_CLK/ SCL URTS1 EZPCK QSPI_CS3 SYNCA SYNCB QSPI_CS2 — QSPI_CS1 — ...

Page 19

... All signals have a pull-up in GPIO mode. 3 These signals are multiplexed on other pins. 4 The multiplexed CANTX and CANRX signals are not available on the MCF5211 or MCF5212. 5 For primary and GPIO functions only. 6 Only when JTAG mode is enabled. 7 CLKMOD0 and CLKMOD1 have internal pull-down resistors; however, the use of external resistors is very strongly recommended. ...

Page 20

MCF5213 Family Configurations 1.2 Reset Signals Table 4 describes signals used to reset the chip reset indication. Signal Name Abbreviation Reset In RSTI Reset Out RSTO 1.3 PLL and Clock Signals Table 5 describes signals used to ...

Page 21

External Interrupt Signals Table 8 describes the external interrupt signals. Signal Name Abbreviation External Interrupts IRQ[7:1] 1.6 Queued Serial Peripheral Interface (QSPI) Table 9 describes the QSPI signals. Table 9. Queued Serial Peripheral Interface (QSPI) Signals Signal Name Abbreviation ...

Page 22

MCF5213 Family Configurations 1.8 UART Module Signals Table 11 describes the UART module signals. Signal Name Abbreviation Transmit Serial Data UTXDn Output Receive Serial Data URXDn Input Clear-to-Send UCTSn Request-to-Send URTSn 1.9 DMA Timer Signals Table 12 describes the signals ...

Page 23

General Purpose Timer Signals Table 14 describes the general purpose timer signals. Signal Name Abbreviation General Purpose Timer GPT[3:0] Input/Output 1.12 Pulse Width Modulator Signals Table 15 describes the PWM signals. Signal Name Abbreviation PWM Output Channels PWM[7:0] 1.13 ...

Page 24

MCF5213 Family Configurations Table 16. Debug Support Signals (continued) Signal Name Abbreviation Development Serial DSI Input Development Serial DSO Output Debug Data DDATA[3:0] Processor Status Clock PSTCLK Processor Status PST[3:0] Outputs All Processor Status ALLPST Outputs 1.14 EzPort Signal Descriptions ...

Page 25

Power and Ground Pins The pins described in Table 18 provide system power and ground to the chip. Multiple pins are provided for adequate current capability. All power supply pins must have adequate bypass capacitance for high-frequency noise suppression. ...

Page 26

Electrical Characteristics 2.1 Maximum Ratings Rating Supply voltage Clock synthesizer supply voltage RAM standby supply voltage 3 Digital input voltage EXTAL pin voltage XTAL pin voltage Instantaneous maximum current Single pin limit (applies to all pins) Operating temperature range (packaged) ...

Page 27

Current Consumption Table 20. Current Consumption in Low-Power Mode Mode Stop mode 3 (Stop 11) Stop mode 2 (Stop 10) 4,5 Stop mode 1 (Stop 01) Stop mode 0 (Stop 00) Wait / Doze Run 1 All values are ...

Page 28

Electrical Characteristics Table 21. Typical Active Current Consumption Specifications Characteristic 1 MHz core & I/O 8 MHz core & I/O 16 MHz core & I/O 64 MHz core & I/O 80 MHz core & I/O RAM standby supply current • ...

Page 29

Table 22. Thermal Characteristics (continued) 81 MAPBGA Junction to ambient, natural convection Junction to ambient, natural convection Junction to ambient, (@200 ft/min) Junction to ambient, (@200 ft/min) Junction to board Junction to case Junction to top of package Maximum operating ...

Page 30

Electrical Characteristics The average chip-junction temperature (T Where: = ambient temperature, ° Θ = package thermal resistance, junction-to-ambient, °C INT I chip internal power, I INT P = power ...

Page 31

ESD Protection Table 25. ESD Protection Characteristics Characteristics ESD target for Human Body Model ESD target for Machine Model HBM circuit description MM circuit description Number of pulses per pin (HBM) • Positive pulses • Negative pulses Number of ...

Page 32

Electrical Characteristics Table 26. DC Electrical Specifications (continued) Characteristic Output high voltage (high drive Output low voltage (high drive Output high voltage (low drive Output ...

Page 33

Table 27. PLL Electrical Specifications (continued) (V Characteristic Frequency un-LOCK range Frequency LOCK range CLKOUT period jitter , measured at f • Peak-to-peak (clock edge to clock edge) • Long term (averaged over 2 ms interval) ...

Page 34

Electrical Characteristics CLKOUT GPIO Outputs GPIO Inputs 2.9 Reset Timing Table 29. Reset and Configuration Override Timing NUM Characteristic R1 RSTI input valid to CLKOUT High R2 CLKOUT High to RSTI Input invalid 2 R3 RSTI input valid time R4 ...

Page 35

I C Input/Output Timing Specifications 2 Table 30 lists specifications for the I 2 Table 30 Input Timing Specifications between I2C_SCL and I2C_SDA Num 11 Start condition hold time I2 Clock low period I3 SCL/SDA rise ...

Page 36

Electrical Characteristics Figure 7 shows timing for the values in I2 SCL I1 SDA 2.11 Analog-to-Digital Converter (ADC) Parameters Table 32 lists specifications for the analog-to-digital converter. Name Characteristic V Low reference voltage REFL V High reference voltage REFH V ...

Page 37

Name Characteristic THD Total harmonic distortion SFDR Spurious free dynamic range SINAD Signal-to-noise plus distortion ENOB Effective number of bits 1 All measurements are preliminary pending full characterization, and made INL measured from ...

Page 38

Electrical Characteristics 2.13 DMA Timers Timing Specifications Table 33 lists timer module AC timings. Table 33. Timer Module AC Timing Specifications Name T1 DTIN0 / DTIN1 / DTIN2 / DTIN3 cycle time T2 DTIN0 / DTIN1 / DTIN2 / DTIN3 ...

Page 39

JTAG and Boundary Scan Timing Num Characteristics J1 TCLK frequency of operation J2 TCLK cycle period J3 TCLK clock pulse width J4 TCLK rise and fall times J5 Boundary scan input data setup time to TCLK rise J6 Boundary ...

Page 40

Electrical Characteristics TCLK V IL Data Inputs Data Outputs Data Outputs Data Outputs TCLK V IL TDI TMS TDO TDO TDO TCLK TRST 40 J5 Input Data Valid Figure 11. Boundary Scan (JTAG) Timing J9 Input Data ...

Page 41

Debug AC Timing Specifications Table 36 lists specifications for the debug AC timing parameters shown in Num D1 PST, DDATA to CLKOUT setup D2 CLKOUT to PST, DDATA hold D3 DSI-to-DSCLK setup 1 D4 DSCLK-to-DSO hold D5 DSCLK cycle ...

Page 42

Electrical Characteristics Figure 15 shows BDM serial port AC timing for the values in CLKOUT DSCLK D3 DSI DSO 42 Table 36. D5 Current D4 Past Figure 15. BDM Serial Port AC Timing MCF5213 ColdFire Microcontroller, Rev. 3 Next Current ...

Page 43

Mechanical Outline Drawings This section describes the physical properties of the MCF5213 and its derivatives. 3.1 64-pin LQFP Package Freescale Semiconductor MCF5213 ColdFire Microcontroller, Rev. 3 Mechanical Outline Drawings 43 ...

Page 44

Mechanical Outline Drawings 44 MCF5213 ColdFire Microcontroller, Rev. 3 Freescale Semiconductor ...

Page 45

Freescale Semiconductor MCF5213 ColdFire Microcontroller, Rev. 3 Mechanical Outline Drawings 45 ...

Page 46

Mechanical Outline Drawings 3.2 64 QFN Package 46 MCF5213 ColdFire Microcontroller, Rev. 3 Freescale Semiconductor ...

Page 47

Freescale Semiconductor MCF5213 ColdFire Microcontroller, Rev. 3 Mechanical Outline Drawings 47 ...

Page 48

Mechanical Outline Drawings 48 MCF5213 ColdFire Microcontroller, Rev. 3 Freescale Semiconductor ...

Page 49

Freescale Semiconductor MCF5213 ColdFire Microcontroller, Rev. 3 Mechanical Outline Drawings 49 ...

Page 50

Mechanical Outline Drawings 3.3 81 MAPBGA Package 50 MCF5213 ColdFire Microcontroller, Rev. 3 Freescale Semiconductor ...

Page 51

Freescale Semiconductor MCF5213 ColdFire Microcontroller, Rev. 3 Mechanical Outline Drawings 51 ...

Page 52

Mechanical Outline Drawings 3.4 100-pin LQFP Package 52 MCF5213 ColdFire Microcontroller, Rev. 3 Freescale Semiconductor ...

Page 53

Freescale Semiconductor MCF5213 ColdFire Microcontroller, Rev. 3 Mechanical Outline Drawings 53 ...

Page 54

... Updated the family configurations table to show that FlexCAN is not available on the MCF5212. • Added specifications for V 54 Table 37. Revision History Description “FlexCAN is available on the MCF5211 only in the 64 QFN package.” the “DC electrical specifications” table. STBY and I to the “DC electrical specifications” table. ...

Page 55

Freescale Semiconductor MCF5213 ColdFire Microcontroller, Rev. 3 Revision History 55 ...

Page 56

... Freescale sales representative. For information on Freescale’s Environmental Products program http://www.freescale.com/epp. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007. All rights reserved. ...