mcf5253 Freescale Semiconductor, Inc, mcf5253 Datasheet
mcf5253
Available stocks
Related parts for mcf5253
mcf5253 Summary of contents
Page 1
... The MCF5253 is a general purpose system controller with over 125 Dhrystone 2.1 MIPS @ 140 MHz performance. The integrated peripherals and EMAC allow the MCF5253 to replace both the microcontroller and the DSP in certain applications. Most peripheral pins can also be remapped as general purpose I/O pins. ...
Page 2
... Introduction For additional information regarding software drivers and applications, refer to http://www.freescale.com/coldfire. 1.1 Orderable Part Numbers Table 1 lists the orderable part numbers for the MCF5253 processor. Orderable Part Maximum Clock Number MCF5253VM140 MCF5253CVM140 MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev Table 1. Orderable Part Numbers ...
Page 3
... Block Diagram Figure 1 illustrates the functional block diagram of the MCF5253 processor. Debug Module with JTAG Instruction 8K Cache ColdFire CF2 Core 64K 140 MHz KRAM1 64K KRAM0 “Backdoor” Interface FlexCAN Pins 2x FlexCAN Controller CRIN/CROUT Pins Oscillator RTC Pins Real-Time 16 Kbyte ARB ...
Page 4
... MMC/SD Multimedia Flash Memory Card/Secure Digital Card Interface Interface MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev Table 2. Digital and Analog Modules Functional Grouping The ATA block attachment host interface. Its main use is to interface with IDE hard disc drives and ATAPI optical disc drives. ...
Page 5
... MCF5253, reducing the number of external components required and allowing operation from a single supply rail, typically 3.3 volts. To help with system diagnostics and manufacturing testing, the MCF5253 includes dedicated user-accessible test logic that complies with the IEEE 1149.1A standard for boundary scan testability, often referred to as Joint Test Action Group, or JTAG ...
Page 6
... USB 2.0 High-Speed Connectivity On-The-Go Peripheral 3 Signal Description This chapter describes the MCF5253 input and output signals. The signal descriptions as shown in are grouped according to relevant functionality. For additional signal information, see “Chapter 2, Signal Description” in the MCF5253 reference manual. Signal Name Address A[24:1] ...
Page 7
... QSPICS0/EBUIN4/GPIO15 IEC958 outputs EBUOUT1/GPIO37 QSPICS1/EBUOUT2/GPIO16 Serial data in SDATAI1/GPIO17 SDATAI3/GPIO8 MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev. 4 Freescale Semiconductor Table 3. MCF5253 Signal Index (continued) Mnemonic 1 ISA bus read strobe and 1 ISA bus write strobe—allow connection of an independent ISA bus peripheral, such as an IDE slave device ...
Page 8
... EBUIN3/CMD_SDIO2/GPIO14 SecureDigital interface EBUIN2/SCLKOUT/GPIO13 DDATA0/CTS1/SDATA0_SDIO1/GPIO1 SecureDigital serial data bit 0— SCL0/SDATA1_BS1/GPIO41 DDATA1/RTS1/SDATA2_BS2/GPIO2 SDA0/SDATA3/GPIO42 MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev Table 3. MCF5253 Signal Index (continued) Mnemonic Audio interfaces to serial data outputs Audio interfaces to serial word clocks Audio interfaces to serial bit clocks ...
Page 9
... ADIN5/GPI57 AD OUT ADREF ADOUT/SCLK4/GPIO58 QSPI clock QSPICLK/SUBR/GPIO25 QSPI data in RCK/QSPIDIN/QSPIDOUT/GPIO26 MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev. 4 Freescale Semiconductor Table 3. MCF5253 Signal Index (continued) Mnemonic ATA write strobe signal ATA read strobe signal ATA I/O ready input ATA DMA request ATA DMA acknowledge ...
Page 10
... Test Data Input/ TDI/DSI Development Serial Input Test Data TDO/DSO Output/Development Serial Output MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev Table 3. MCF5253 Signal Index (continued) Mnemonic QSPI data out QSPI chip selects System input System output Processor reset input TEST pins ...
Page 11
... Table 4 through Table 10 provide the electrical characteristics for the MCF5253 processor. The remaining figures and tables in this section provide the timing diagrams and the timing parameters for the MCF5253 processor. Table 4 provides the maximum rating parameters for the MCF5253 processor. Rating ...
Page 12
... Table 8. Linear Regulator—Measured Parameters Related to Temperature Characteristic Input Voltage (LININ) Output Voltage (LINOUT) 100 mA load Current Consumption Power Dissipation Load Regulation 10% Iout ≥ 90% Iout MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev Min Typ Max – GND 3.0 – 4.2 – ...
Page 13
... ADC Input Linear Operating Range AD Convertor Error Note: Software and hardware sampling time is dependent on the external RC network used and the internal CPU Frequency and AD Converter clock divider.See Section 12.4.1 in the MCF5253 Reference Manual for more information. Table 10 provides the DC electrical specifications for the digital pins. ...
Page 14
... SCLK[4:1], LRCK[4:1], SDATAO1, SDATAO2, QSPICLK, QSPICS0, QSPICS1_EBUOUT2, QSPICS3, QSPIDOUT, RCK, XTRIM, A[8:1], ATA_CS0, ATA_CS1, ATA_A[2:0] 3 2.0 mA: TMS/BKPT, DSI/TDI, TRST/DSCLK 4 SCLK[4:1], SCL0, SCL1, SDA0, SDA1, ATA_DMARQ, ATA_INTRQ, ATA_IORDY 5 Capacitance C is periodically sampled rather than 100% tested. IN MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev Characteristic ...
Page 15
... CRIN Frequency with external oscillator – CRIN Frequency with internal oscillator C5 PSTCLK cycle time C6 PSTCLK duty cycle C7 BCLK cycle time C8 BCLK duty cycle MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev. 4 Freescale Semiconductor Figure 3. Clock Timing Definition NOTE Figure 3 are in relation to the SYSCLK clock ...
Page 16
... The SDRAM bus is a synchronous bus. Propagation delays, set-up times and hold times with respect to the SDRAM clock BCLK are shown in clock is not active, SDRAM interface is not valid and the external bus cannot be used. BCLKE, SDXDQM, SDWE, SDCS0, SDRAS, SDCAS MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev Figure 4 and the parameters provided in BCLK ...
Page 17
... Table 15 provides the timing parameters. Table 15. DDATA/PST/PSTCLK Debug Interface Timing Parameters Characteristic PSTCLK clock rise edge to DDATA/PSTDATA PSTCLK clock rise edge to DDATA/PSTDATA MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev. 4 Freescale Semiconductor Table 13. SDRAM Bus Timing Parameters Characteristic 1 Prop Delay Skew ...
Page 18
... JTAG timing diagram and TCK TDI, TMS Boundary Scan Data Input TRST TDO Boundary Scan Data Output MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev Table 16. BDM Interface Timing Parameters Table 17 provides the JTAG timing parameters. J1 J2A J2B ...
Page 19
... J12 TCK falling to Boundary Scan. Data High Impedance 5 Power Consumption Table 18 shows maximum power consumption for the MCF5253 device. Typicals will be supplied at a later time. (with core supplied via internal 1.2 V regulator which is fed from the 3.3 V supply) 1 This does not include the current required for any externally connected 3 ...
Page 20
... D23 D24 D25 D26 MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev Figure 7 for the ball map of pin locations and Table 19. 225 MAPBGA Pin Assignment Pinconfig 1st 2nd Register Function Function Bit Address Bus – ...
Page 21
... ATA_D10 ATA_D11 ATA_D12 ATA_D13 ATA_D14 MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev. 4 Freescale Semiconductor Pinconfig 1st 2nd Register Function Function Bit – – – – – – – – ...
Page 22
... GPIO47 DDATA0/CTS1 SDATA0_SDIO1/GPIO1 DDATA1/RTS1 SDATA2_BS2/GPIO2 DDATA2/CTS0/GPIO3 DDATA3/RTS0/GPIO4 TEST0 I TEST1 I TEST2 I RSTI I MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev Pinconfig 1st 2nd Register Function Function Bit – – – 40 – – – 40 – – – ...
Page 23
... GPIO24 ADIN0/GPI52 A ADIN1/GPI53 A ADIN2/GPI54 A ADIN3/GPI55 A ADIN4/GPI56 A ADIN5/GPI57 A ADREF A ADOUT/SCLK4 GPIO58 MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev. 4 Freescale Semiconductor Pinconfig 1st 2nd Register Function Function Bit – – WAKEUP USB – – – – – – – – ...
Page 24
... USBGND (3 Balls) – OSCPADVDD – OSCPADGND – RTC_VDDA – RTCVSSA – ADVDD – ADGND – PADVDD (10 Balls) MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev Pinconfig 1st 2nd Register Function Function Bit FlexCAN – – – – – – ...
Page 25
... COREVSS/PADVSS 2 (18 Balls) 1 For test purposes only. Leave ball as open circuit. 2 These pads are listed as “GND” in the ball map and the rest of the tables. MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev. 4 Freescale Semiconductor Pinconfig 1st 2nd Register Function Function Bit – ...
Page 26
... Package Information and Pinout 6.2 Package Drawing Figure 6 shows the package outline diagram for the MCF5253 processor. TOP VIEW BOTTOM VIEW Notes: 1. All dimensions in millimeters. 2. Dimensioning and tolerancing per ASME Y14. 5M–1994. 3. Maximum solder ball diameter measured parallel to datum A. 4. Datum A, the seating plane, is determined by the spherical crown of the solder balls. ...
Page 27
... MAPBGA Pinout Figure 7 shows the MCF5253 ball map of pad locations SDUDQM/ A GND D24 D26 D30 GPO53 BCLK/ B D19 D23 D25 D28 GPIO40 C D16 D20 D22 D27 D31 D A22 A23/GPO54 A21 D21 D29 E A14 A16 A18 D17 D18 F A13 A10 ...
Page 28
... Table 21 shows the device pin list, sorted by signal identification. 3 Table 21. MCF5253 BGA (225 Signal ID by Pad Grid Location) MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev Table 20. Signal Color/Name Legend Color ...
Page 29
... Table 21. MCF5253 BGA (225 Signal ID by Pad Grid Location) (continued) MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev. 4 Freescale Semiconductor Signal ID Pad Location ATA_A0 ATA_A1 ATA_A2 ATA_CS0 ATA_CS1 ATA_D0 ATA_D1 ATA_D10 ATA_D11 ATA_D12 ATA_D13 ATA_D14 ATA_D15 ATA_D2 ATA_D3 ATA_D4 ATA_D5 ...
Page 30
... Package Information and Pinout Table 21. MCF5253 BGA (225 Signal ID by Pad Grid Location) (continued) DDATA0/CTS1/SDATA0_SDIO1/GPIO1 MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev Signal ID D17 D18 D19 D20 D21 D22 D23 D24 D25 D26 D27 D28 D29 D30 D31 ...
Page 31
... Table 21. MCF5253 BGA (225 Signal ID by Pad Grid Location) (continued) MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev. 4 Freescale Semiconductor Signal ID LINGND LININ LINOUT LRCK1/GPIO19 LRCK2/GPIO23 LRCK3/AUDIOCLK/GPIO43 MCLK1/GPIO11 NC OE OSCPADGND OSCPADVDD PADVDD PADVDD PADVDD PADVDD PADVDD PADVDD PADVDD PADVDD PADVDD ...
Page 32
... Package Information and Pinout Table 21. MCF5253 BGA (225 Signal ID by Pad Grid Location) (continued) MCF5253 ColdFire Processor Data Sheet: Technical Data, Rev Signal ID SCL1/TXD1/GPIO10 SCLK1/GPIO20 SCLK2/GPIO22 SCLK3/GPIO35 SDA0/SDATA3/GPIO42 SDA1/RXD1/GPIO44 SDATAI1/GPIO17 SDATAI3/GPIO8 SDATAO1/TOUT0/GPIO18 SDATAO2/GPIO34 SDCAS/GPIO39 SDCS0/GPIO60 SDLDQM/GPO52 SDRAS/GPIO59 SDUDQM/GPO53 SDWE/GPIO38 ...
Page 33
... This document is labeled as the type: Data Sheet: Technical Data. Definitions for all Freescale document types are available at: http://www.freescale.com. You can also obtain information on the mechanical characteristics of the MCF5253 integrated microprocessor at http://www.freescale.com/coldfire. The following documents are required for a complete description of the device and are necessary for ...
Page 34
... P.O. Box 5405 Denver, Colorado 80217 1-800-521-6274 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Document Number: MCF5253DS Rev. 4 07/2008 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document ...