ltc2484 Linear Technology Corporation, ltc2484 Datasheet - Page 22

• Manufacturer Part Number: ltc2484
• Description: 24-bit Delta Sigma Adc With Easy Drive Input Current Cancellation
• Manufacturer: Linear Technology Corporation

APPLICATIO S I FOR ATIO
(EXTERNAL)
LTC2484
External Serial Clock, 3-Wire I/O
This timing mode utilizes a 3-wire serial I/O interface. The
conversion result is shifted out of the device by an exter-
nally generated serial clock (SCK) signal (see Figure 7). CS
may be permanently tied to ground, simplifying the user
interface or transmission over an isolation barrier.
The external serial clock mode is selected at the end of the
power-on reset (POR) cycle. The POR cycle is concluded
typically 4ms after V
applied to SCK at this time determines if SCK is internal or
external. SCK must be driven LOW prior to the end of POR
in order to enter the external serial clock timing mode.
Since CS is tied LOW, the end-of-conversion (EOC) can be
continuously monitored at the SDO pin during the convert
and sleep states. EOC may be used as an interrupt to an
external controller indicating the conversion result is
ready. EOC = 1 while the conversion is in progress and
EOC = 0 once the conversion ends. On the falling edge of
EOC, the conversion result is loaded into an internal static
shift register. The input data is then shifted in via the SDI
pin on the rising edge of SCK (including the first rising
edge) and the output data is shifted out of the SDO pin on
22
SDI*
SDO
SCK
CS
CONVERSION
DON’T CARE
U
CC
exceeds approximately 2V. The level
U
EN
BIT 23
EOC
W
BIT 22
GS2
Figure 7. External Serial Clock, CS = 0 Operation
GS1
BIT 21
SIG
U
0.1V TO V
REFERENCE
VOLTAGE
GS0
ANALOG
BIT 20
MSB
INPUT
1µF
2.7V TO 5.5V
CC
2
3
4
5
BIT 19
IM
V
V
IN
IN
CC
REF
+
–
LTC2484
each falling edge of SCK. EOC can be latched on the
first rising edge of SCK. On the 32nd falling edge of SCK,
SDO goes HIGH (EOC = 1) indicating a new conversion
has begun.
Internal Serial Clock, Single Cycle Operation
This timing mode uses an internal serial clock to shift out
the conversion result and a CS signal to monitor and
control the state of the conversion cycle (see Figure 8).
In order to select the internal serial clock timing mode, the
serial clock pin (SCK) must be floating (Hi-Z) or pulled
HIGH prior to the falling edge of CS. The device will not
enter the internal serial clock mode if SCK is driven LOW
on the falling edge of CS. An internal weak pull-up resistor
is active on the SCK pin during the falling edge of CS;
therefore, the internal serial clock timing mode is auto-
matically selected if SCK is not externally driven.
The serial data output pin (SDO) is Hi-Z as long as CS is
HIGH. At any time during the conversion cycle, CS may be
pulled LOW in order to monitor the state of the converter.
Once CS is pulled LOW, SCK goes LOW and EOC is output
to the SDO pin. EOC = 1 while a conversion is in progress
and EOC = 0 if the device is in the sleep state.
FA
BIT 18
GND
SDO
SCK
SDI
CS
DATA OUTPUT
F
O
6
7
8
10
1
9
BIT 17
FB
INT/EXT CLOCK
3-WIRE
SPI INTERFACE
SPD
BIT 16
DON’T CARE
BIT 4
LSB
BIT 0
IM
CONVERSION
2484fa
2484 F07