s29al008j Meet Spansion Inc., s29al008j Datasheet - Page 25

no-image

s29al008j

Manufacturer Part Number
s29al008j
Description
8 Megabit 1 M X 8-bit/512 K X 16-bit Cmos 3.0 Volt-only Boot Sector Flash Memory
Manufacturer
Meet Spansion Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
s29al008j55TFAR20
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
s29al008j55TFIR1
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
s29al008j55TFIR10
Manufacturer:
VISHAY
Quantity:
210
Part Number:
s29al008j55TFIR10
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
s29al008j55TFIR20
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
s29al008j70BFI01
Manufacturer:
SPANSIO
Quantity:
20 000
Part Number:
s29al008j70BFI010
0
Part Number:
s29al008j70BFI020
Manufacturer:
FREESCALE
Quantity:
314
Part Number:
s29al008j70BFI020
Manufacturer:
SPANSION
Quantity:
10 300
Part Number:
s29al008j70BFI020
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
s29al008j70BFI020
0
Company:
Part Number:
s29al008j70BFI020
Quantity:
12 000
Part Number:
s29al008j70BFI020E
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
s29al008j70BFI023
Manufacturer:
SPANSION
Quantity:
2 782
Part Number:
s29al008j70TFI01
Quantity:
1 100
Part Number:
s29al008j70TFI01
Quantity:
1 000
Part Number:
s29al008j70TFI010
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
s29al008j70TFI010
Manufacturer:
SPANSION
Quantity:
1 000
9.1
May 23, 2008 S29AL008J_00_04
9.1.1
9.1.2
9.1.3
9.1.4
Hardware Data Protection
Low V
Write Pulse Glitch Protection
Logical Inhibit
Power-Up Write Inhibit
The command sequence requirement of unlock cycles for programming or erasing provides data protection
against inadvertent writes (refer to
hardware data protection measures prevent accidental erasure or programming, which might otherwise be
caused by spurious system level signals during V
noise.
When V
power-up and power-down. The command register and all internal program/erase circuits are disabled, and
the device resets. Subsequent writes are ignored until V
proper signals to the control pins to prevent unintentional writes when V
Noise pulses of less than 5 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.
Write cycles are inhibited by holding any one of OE# = V
CE# and WE# must be a logical zero while OE# is a logical one.
If WE# = CE# = V
edge of WE#. The internal state machine is automatically reset to reading array data on power-up.
(Word Mode)
Addresses
D a t a
4Fh
50h
CC
CC
Write Inhibit
is less than V
S h e e t
IL
(Byte Mode)
Addresses
and OE# = V
Table 9.4 Primary Vendor-Specific Extended Query (Sheet 2 of 2)
9Eh
A0h
LKO
( A d v a n c e
, the device does not accept any write cycles. This protects data during V
IH
Table 10.1 on page 31
during power up, the device does not accept commands on the rising
00XXh
00XXh
Data
S29AL008J
I n f o r m a t i o n )
WP# Protection
00 = Uniform Device without WP Protect
01 = Boot Device with TOP and Bottom WP Protect
02 = Bottom Boot Device with WP Protect
03 = Top Boot Device with WP Protect
04 = Uniform Device with Bottom WP Protect
05 = Uniform Device with Top WP Protect
06 = Uniform Device with All Sectors WP Protect
Program Suspend
00 = Not Supported, 01 = Supported
CC
power-up and power-down transitions, or from system
CC
IL
for command definitions). In addition, the following
, CE# = V
is greater than V
IH
or WE# = V
CC
Description
LKO
is greater than V
. The system must provide the
IH
. To initiate a write cycle,
LKO
.
CC
25

Related parts for s29al008j