s29al008j Meet Spansion Inc., s29al008j Datasheet - Page 28

no-image

s29al008j

Manufacturer Part Number
s29al008j
Description
8 Megabit 1 M X 8-bit/512 K X 16-bit Cmos 3.0 Volt-only Boot Sector Flash Memory
Manufacturer
Meet Spansion Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
s29al008j55TFAR20
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
s29al008j55TFIR1
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
s29al008j55TFIR10
Manufacturer:
VISHAY
Quantity:
210
Part Number:
s29al008j55TFIR10
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
s29al008j55TFIR20
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
s29al008j70BFI01
Manufacturer:
SPANSIO
Quantity:
20 000
Part Number:
s29al008j70BFI010
0
Part Number:
s29al008j70BFI020
Manufacturer:
FREESCALE
Quantity:
314
Part Number:
s29al008j70BFI020
Manufacturer:
SPANSION
Quantity:
10 300
Part Number:
s29al008j70BFI020
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
s29al008j70BFI020
0
Company:
Part Number:
s29al008j70BFI020
Quantity:
12 000
Part Number:
s29al008j70BFI020E
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
s29al008j70BFI023
Manufacturer:
SPANSION
Quantity:
2 782
Part Number:
s29al008j70TFI01
Quantity:
1 100
Part Number:
s29al008j70TFI01
Quantity:
1 000
Part Number:
s29al008j70TFI010
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
s29al008j70TFI010
Manufacturer:
SPANSION
Quantity:
1 000
10.7
28
Chip Erase Command Sequence
Note
See
Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock
cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase
command, which in turn invokes the Embedded Erase algorithm. The device does not require the system to
preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire
memory for an all zero data pattern prior to electrical erase. The system is not required to provide any
controls or timings during these operations.
for the chip erase command sequence.
Any commands written to the chip during the Embedded Erase algorithm are ignored. Note that a hardware
reset during the chip erase operation immediately terminates the operation. The Chip Erase command
sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.
The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. See
Operation Status on page 32
complete, the device returns to reading array data and addresses are no longer latched.
Figure 10.2 on page 30
on page 43
Table 10.1 on page 31
for parameters, and
for program command sequence.
D a t a
illustrates the algorithm for the erase operation. See
for information on these status bits. When the Embedded Erase algorithm is
Increment Address
Figure 17.6 on page 44
S h e e t
Figure 10.1 Program Operation
S29AL008J
in progress
Table 10.1 on page 31
Embedded
algorithm
Program
( A d v a n c e
No
for timing diagrams.
Command Sequence
Write Program
Last Address?
Programming
from System
Verify Data?
Completed
Data Poll
START
I n f o r m a t i o n )
Yes
Yes
shows the address and data requirements
No
Erase/Program Operations
S29AL008J_00_04 May 23, 2008
Write

Related parts for s29al008j